GXM datasheet(82/244 Pages) NSC

82 / 244 page

www.national.com

Revision 3.1

Processor Programming (Continued)

3.11.6 SMM Instructions

The GXm processor core automatically saves the minimal

amount of CPU state information when entering an SMM

cycle that allows fast SMM service-routine entry and exit.

After entering the SMM service routine, the MOV, SVDC,

SVLDT and SVTS instructions can be used to save the

complete CPU state information. If the SMM service rou-

tine modifies more state information than is automatically

saved or if it forces the CPU to power down, the complete

CPU state information must be saved. Since the CPU is a

static device, its internal state is retained when the input

clock is stopped. Therefore, an entire CPU-state save is

not necessary before stopping the input clock.

The SMM instructions, listed in Table 3-37, can be exe-

cuted only if all the conditions listed below are met.

USE_SMI = 1.

SMAR SIZE > 0.

Current Privilege level = 0.

SMAC bit is high or the CPU is in an SMI service

routine.

If any one of the conditions above is not met and an

attempt is made to execute an SVDC, RSDC, SVLDT,

RSLDT, SVTS, RSTS, or RSM instruction, an invalid

opcode exception is generated. The SMM instructions can

be executed outside of defined SMM space provided the

conditions above are met.

The SMINT instruction can be used by software to enter

SMM. The SMINT instruction can only be used outside an

SMM routine if all the conditions listed below are true.

USE_SMI = 1

SMAR size > 0

Current Privilege Level = 0

SMAC = 1

If SMI# is asserted to the CPU during a software SMI, the

hardware SMI# is serviced after the software SMI has

been exited by execution of the RSM instruction.

All the SMM instructions (except RSM and SMINT) save

or restore 80 bits of data, allowing the saved values to

include the hidden portion of the register contents.

Table 3-37. SMM Instruction Set

Instruction

Opcode

Format

Description

SVDC

0F 78h [mod sreg3 r/m]

SVDC mem80, sreg3

Save Segment Register and Descriptor

Saves reg (DS, ES, FS, GS, or SS) to mem80.

RSDC

0F 79h [mod sreg3 r/m]

RSDC sreg3, mem80

Restore Segment Register and Descriptor

Restores reg (DS, ES, FS, GS, or SS) from mem80. Use RSM

to restore CS.

Note: Processing “RSDC CS, Mem80” will produce an excep-

tion.

SVLDT

0F 7Ah [mod 000 r/m]

SVLDT mem80

Save LDTR and Descriptor

Saves Local Descriptor Table (LDTR) to mem80.

RSLDT

0F 7Bh [mod 000 r/m]

RSLDT mem80

Restore LDTR and Descriptor

Restores Local Descriptor Table (LDTR) from mem80.

SVTS

0F 7Ch [mod 000 r/m]

SVTS mem80

Save TSR and Descriptor

Saves Task State Register (TSR) to mem80.

RSTS

0F 7Dh [mod 000 r/m]

RSTS mem80

Restore TSR and Descriptor

Restores Task State Register (TSR) from mem80.

SMINT

0F 38h

SMINT

Software SMM Entry

CPU enters SMM. CPU state information is saved in SMM

memory space header and execution begins at SMM base

address.

RSM

0F AAh

RSM

Resume Normal Mode

Exits SMM. The CPU state is restored using the SMM memory

space header and execution resumes at interrupted point.

Note: smem80 = 80-bit memory location.

GXM 数据表(PDF) 82 Page - National Semiconductor (TI)

GXM 数据表(HTML) 82 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载