GXM datasheet(98/244 Pages) NSC

98 / 244 page

www.national.com

Revision 3.1

Integrated Functions (Continued)

4.1.5

Display Driver Instructions

The GXm processor has four instructions to access pro-

cessor core registers. Table 4-6 shows these instructions.

Adding CPU instructions does not create a compatibility

problem for applications that may depend on receiving

illegal opcode traps. The solution is to make these instruc-

tions generate an illegal opcode trap unless a compatibil-

ity bit is explicitly set. The GXm processor uses the

scratchpad size field (bits [3:2] in GCR, Index B8h) to

enable or disable all of the graphics instructions. If the

scratchpadsizebitsare zero,meaningthatnoneofthe

cache is defined as scratchpad, then hardware will

assume that the graphics controller is not being used and

the graphics instructions will be disabled. Any other

scratchpad size will enable all of the new instructions.

Note that the base address of the memory map in the

GCR register can still be set up to allow access to the

memory controller registers.

Table 4-6. Display Driver Instructions

Syntax

Opcode

Description

BB0_RESET

0F3A

Reset the BLT Buffer 0 pointer to the base.

BB1_RESET

0F3B

Reset the BLT Buffer 1 pointer to the base.

CPU_WRITE

0F3C

Write data to CPU internal register.

CPU_READ

0F3D

Read data from CPU internal register.

GXM 数据表(PDF) 98 Page - National Semiconductor (TI)

GXM 数据表(HTML) 98 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载