GXM datasheet(53/244 Pages) NSC

53 / 244 page

Revision 3.1

www.national.com

Processor Programming (Continued)

The Debug Status Register (DR6) reflects conditions that

were in effect at the time the debug exception occurred.

The contents of the DR6 register are not automatically

cleared by the processor after a debug exception occurs,

and therefore should be cleared by software at the appro-

priate time. Table 3-13 lists the field definitions for the DR6

and DR7 registers.

Code execution breakpoints may also be generated by

placing the breakpoint instruction (INT3) at the location

where control is to be regained. The single-step feature

maybeenabledbysetting theTF flag(bit8)inthe

EFLAGS register. This causes the processor to perform a

debug exception after the execution of every instruction.

Debug Registers 6 and 7 are shown in Table 3-13.

Table 3-13. DR7 and DR6 Bit Definitions

Field(s)

Number

of Bits

Description

DR7 Register

Debug Control Register 7 (R/W)

R/Wn

Applies to the DRn breakpoint address register:

00 = Break on instruction execution only

01 = Break on data write operations only

10 = Not used

11 = Break on data reads or write operations.

LENn

Applies to the DRn breakpoint address register:

00 = One-byte length

01 = Two-byte length

10 = Not used

11 = Four-byte length.

If = 1: breakpoint in DRn is globally enabled for all tasks and is not cleared by the processor as the

result of a task switch.

If = 1: breakpoint in DRn is locally enabled for the current task and is cleared by the processor as the

result of a task switch.

Global disable of debug register access. GD bit is cleared whenever a debug exception occurs.

DR6 Register

Debug Status Register 6 (RO)

Bn is set by the processor if the conditions described by DRn, R/Wn, and LENn occurred when the

debug exception occurred, even if the breakpoint is not enabled via the Gn or Ln bits.

BT is set by the processor before entering the debug handler if a task switch has occurred to a task with

the T bit in the TSS set.

BS is set by the processor if the debug exception was triggered by the single-step execution mode (TF

flag, bit 8, in EFLAGS set).

Note: n = 0, 1, 2, and 3

GXM 数据表(PDF) 53 Page - National Semiconductor (TI)

GXM 数据表(HTML) 53 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载