| 数据搜索系统,热门电子元器件搜索 |
|
EM357-RTR 数据表(PDF) 49 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
EM357-RTR 数据表(HTML) 49 Page - Silicon Laboratories |
|
49 / 241 page ![]() Rev 1.3 49 6.5.5. Registers Address: 0x40004038 Reset: 0x0 6.6. Security Accelerator The EM35x contains a hardware AES encryption engine accessible from the ARM® CortexTM-M3. NIST-based CCM, CCM*, CBC-MAC, and CTR modes are implemented in hardware. These modes are described in the IEEE 802.15.4-2003 specification, with the exception of CCM*, which is described in the ZigBee Security Services Specification 1.0 . Register 6.1. PERIPHERAL_DISABLE Bit 31 30 29 28 27 26 25 24 Name 0 0 0 0 0 0 0 0 Bit 23 22 21 20 19 18 17 16 Name 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 Name 0 0 0 0 0 0 0 0 Bit 7 6 5 4 3 2 1 0 Name 0 0 PERIDIS_RSVD PERIDIS_ADC PERIDIS_TIM2 PERIDIS_TIM1 PERIDIS_SC1 PERIDIS_SC2 Bitname Bitfield Access Description PERIDIS_RSVD [5] RW Reserved: This bit can change during normal operation. When writing to PERIPHERAL_DISABLE, the value of this bit must be preserved. PERIDIS_ADC [4] RW Disable the clock to the ADC peripheral. PERIDIS_TIM2 [3] RW Disable the clock to the TIM2 peripheral. PERIDIS_TIM1 [2] RW Disable the clock to the TIM1 peripheral. PERIDIS_SC1 [1] RW Disable the clock to the SC1 peripheral. PERIDIS_SC2 [0] RW Disable the clock to the SC2 peripheral. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |