数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

EM357-RTR 数据表(PDF) 122 Page - Silicon Laboratories

部件名 EM357-RTR
功能描述  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILABS [Silicon Laboratories]
网页  http://www.silabs.com
标志 SILABS - Silicon Laboratories

EM357-RTR 数据表(HTML) 122 Page - Silicon Laboratories

Back Button EM357-RTR Datasheet HTML 118Page - Silicon Laboratories EM357-RTR Datasheet HTML 119Page - Silicon Laboratories EM357-RTR Datasheet HTML 120Page - Silicon Laboratories EM357-RTR Datasheet HTML 121Page - Silicon Laboratories EM357-RTR Datasheet HTML 122Page - Silicon Laboratories EM357-RTR Datasheet HTML 123Page - Silicon Laboratories EM357-RTR Datasheet HTML 124Page - Silicon Laboratories EM357-RTR Datasheet HTML 125Page - Silicon Laboratories EM357-RTR Datasheet HTML 126Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 241 page
background image
Rev 1.3
122
Figure 9.11. Counter Timing Diagram, Update Event with TIM_ARBE = 1 (Counter Overflow)
9.3.3. Clock Selection
The counter clock can be provided by the following clock sources:

Internal clock (PCLK)

External clock mode 1: external input pin (TIy)

External clock mode 2: external trigger input (ETR)

Internal trigger input (ITR0): using the other timer as prescaler. Refer to "9.3.14.1. Using One Timer as
Prescaler for the Other Timer" on page 139 for more details.
9.3.3.1. Internal Clock Source (CK_INT)
The internal clock is selected when the slave mode controller is disabled (TIM_SMS = 000 in the TIMx_SMCR
register). In this mode, the TIM_CEN, TIM_DIR (in the TIMx_CR1 register), and TIM_UG bits (in the TIMx_EGR
register) are actual control bits and can be changed only by software, except for TIM_UG, which remains cleared
automatically. As soon as the TIM_CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT.
Figure 9.12 shows the behavior of the control circuit and the up-counter in normal mode, without prescaling.
Figure 9.12. Control Circuit in Normal Mode, Internal Clock Divided by 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com