 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PC87366 数据表(PDF) 127 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87366 数据表(HTML) 127 Page - National Semiconductor (TI) |
|
|
127 / 240 page  5.0 Fan Speed Monitor (Continued) 127 www.national.com . Figure 16. Fan Speed Monitor 5.3 FAN SPEED MONITOR REGISTERS The FMSPR register is used to hold the current speed reading (which is represented by the latest NCBTP and refreshed upon every FANIN pulse). The FMTHR register holds the maximum allowed NCBTP value (representing the slowest speed at which the fan is allowed to operate) without causing system alert. Additional control and status bits are available through the FMCSR register. These include: • Over Threshold. A status bit that indicates that the NCBTP has exceeded the threshold (the speed has dropped below the allowed minimum). • Overflow. A status bit that indicates that the NCBTP is higher than FFh. With a proper input clock selection, this means that the speed is inefficiently low and is considered stopped. • Speed Ready. A status bit that indicates that new, valid data has been loaded into the FMSPR register. • Clock Select. A 2-bit control field that selects the counter clock rate as either 2 KHz, 4 KHz, 8 KHz or 16 KHz. The following abbreviations are used to indicate the Register Type: • R/W = Read/Write • R = Read from a specific address returns the value of a specific register. Write to the same address is to a different register. • W=Write • RO = Read Only • R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect. 5.3.1 Fan Speed Monitor Register Map Offset Mnemonic Register Name Type Section Device specificNote 1. Note 1. The location of this register is defined in the Device Architecture and Configuration chapter. FMTHR Fan Monitor Threshold R/W 5.3.2 Device specificNote 1. FMSPR Fan Monitor Speed RO 5.3.3 Device specificNote 1. FMCSR Fan Monitor Control and Status Varies per bit 5.3.4 FMSPR Register Clock Select FANIN Filter (FMCSR, Bit 4) Pos. Edge Detector Overflow (FMCSR, Bit 2) Up Counter 16 Khz 8 Khz 4 Khz 2 Khz FMTHR Register Comparator Over (FMCSR, Bit 1) Threshold Clear Load Interrupt Enable (FMCSR, Bit 3) Interrupt (FMCSR, Bits 6-5) Filter Disable (FMCSR, Bit 0) Speed Ready Set Clock |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
