PC87366 datasheet(131/240 Pages) NSC

131 / 240 page

6.0 General-Purpose Input/Output (GPIO) Port (Continued)

131

www.national.com

6.2

BASIC FUNCTIONALITY

The basic functionality of each GPIO pin is based on four configuration bits and a bit slice of runtime registers GPDO and

GPDI. The configuration and operation of a single pin GPIOXn (pin n in port X) is shown in Figure 18.

Figure 18. GPIO Basic Functionality

6.2.1

Configuration Options

The GPCFG register controls the following basic configuration options:

• Port Direction - Controlled by the Output Enable bit (bit 0)

• Output Type - Push-pull vs. open-drain. It is controlled by Output Buffer Type (bit 1) by enabling/disabling the pull-up

portion of the output buffer.

• Weak Static Pull-up - May be added to any type of port (input, open-drain or push-pull). It is controlled by Pull-Up Control

(bit 2).

• Pin Lock - GPIO pin may be locked to prevent any changes in the output value and/or the output characteristics. The

lock is controlled by Lock (bit 3). It disables writes to the GPDO register bits, and to bits 0-3 of the GPCFG register (In-

cluding the Lock bit itself). Once locked, it can be released by hardware reset only.

6.2.2

Operation

The value that is written to the GPDO register is driven to the pin, if the output is enabled. Reading from the GPDO register

returns its contents, regardless of the pin value or the port configuration. The GPDI register is a read-only register. Reading

from the GPDI register returns the pin value, regardless of what is driving it (the port itself, configured as an output port, or

the external device when the port is configured as an input port). Writing to this register is ignored.

Activation of the GPIO port is controlled by external device specific configuration bit (or a combination of bits). When the port

is inactive, access to GPDI and GPDO registers is disabled, and the inputs are blocked. However, there is no change in the

port configuration and in the GPDO value, and hence there is no effect on the outputs of the pins.

GPIO Device

Data Out

Data In

Enable

Output

Enable

Output

Internal

Bus

Lock

Type

Static

Pull-Up

Enable

GPIO Pin Conﬁguration (GPCFG) Register

Push-Pull =1

Pull-Up

Control

Read Only

Read/Write

Bit 3

Bit 2

Bit 1

Bit 0

PC87366 数据表(PDF) 131 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 131 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87366 数据表(PDF) 131 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 131 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载