ADAU1772BCPZ-R7 datasheet(57/117 Pages) AD

57 / 117 page

ADAU1772

Data Sheet

Rev. C | Page 56 of 116

Bits

Bit Name

Settings

Description

Reset

Access

[2:1]

PLL input clock divide ratio.

0x0

Pin clock input/1

Pin clock input/2

Pin clock input/3

Pin clock input/4

PLL_TYPE

PLL type.

0x0

Integer

Fractional

PLL LOCK FLAG REGISTER

Address: 0x0006, Reset: 0x00, Name: PLL_CTRL5

Table 36. Bit Descriptions for PLL_CTRL5

Bits

Bit Name

Settings

Description

Reset

Access

LOCK

Flag to indicate if the PLL is locked. This bit is read only.

0x0

PLL unlocked

PLL locked

CLKOUT SETTING SELECTION REGISTER

Address: 0x0007, Reset: 0x00, Name: CLKOUT_SEL

When Pin ADC_SDATA1/CLKOUT/MP6 is set to clock output mode, the frequency of the output clock is set here. CLKOUT can be used

to provide a master clock to another IC, the clock for digital microphones, or as the clock for the PDM output stream. The 12 MHz/24

MHz setting is used when clocking another IC, 3 MHz/6 MHz for PDMOUT, and 1.5 MHz/3 MHz when clocking digital microphones.

The CLKOUT frequency is derived from the master clock frequency, which is assumed to (and always should) be 12.288 MHz. The

12.288 MHz and 24.576 MHz output modes are not functional if PDM is enabled (Register PDM_OUT, Bits[1:0]).

ADAU1772BCPZ-R7 数据表(PDF) 57 Page - Analog Devices

ADAU1772BCPZ-R7 数据表(HTML) 57 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载