ADAU1772BCPZ-R7 datasheet(80/117 Pages) AD

80 / 117 page

Data Sheet

ADAU1772

Rev. C | Page 79 of 116

ADC2 VOLUME CONTROL REGISTER

Address: 0x0021, Reset: 0x00, Name: ADC2_VOLUME

When SINC_2_EN is set, the volume starts to ramp from −95.625 dB to the value in this register. The volume ramp time is (number of

steps) × 16/fS, where there are 256 steps between 0 dB and −95.625 dB. For example, with fS = 192 kHz, the volume ramps from −95.625 dB

to 0 dB in 21 ms.

Table 62. Bit Descriptions for ADC2_VOLUME

Bits

Bit Name

Settings

Description

Reset

Access

[7:0]

ADC_2_VOL

ADC2 volume setting.

0x00

00000000

0 dB

00000001

−0.375 dB

11111111

−95.625 dB

ADC3 VOLUME CONTROL REGISTER

Address: 0x0022, Reset: 0x00, Name: ADC3_VOLUME

When SINC_3_EN is set, the volume starts to ramp from −95.625 dB to the value in this register. The volume ramp time is (number of

steps) × 16/fS, where there are 256 steps between 0 dB and −95.625 dB. For example, with fS = 192 kHz, the volume ramps from −95.625 dB

to 0 dB in 21 ms.

Table 63. Bit Descriptions for ADC3_VOLUME

Bits

Bit Name

Settings

Description

Reset

Access

[7:0]

ADC_3_VOL

ADC3 volume setting.

0x00

00000000

0 dB

00000001

−0.375 dB

11111111

−95.625 dB

ADAU1772BCPZ-R7 数据表(PDF) 80 Page - Analog Devices

ADAU1772BCPZ-R7 数据表(HTML) 80 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载