ADAU1772BCPZ-R7 datasheet(82/117 Pages) AD

82 / 117 page

Data Sheet

ADAU1772

Rev. C | Page 81 of 116

Table 65. Bit Descriptions for PGA_CONTROL_1

Bits

Bit Name

Settings

Description

Reset

Access

PGA_EN1

Select line or microphone input. Note that the PGA inverts the signal

going through it.

0x0

AIN1 used as a single-ended line input. PGA powered down.

AIN1 used as a single-ended microphone input. PGA powered up with

slewing.

PGA_MUTE1

Enable PGA1 mute. When PGA is muted, PGA_GAIN1 is ignored.

0x1

Unmuted

Muted

[5:0]

PGA_GAIN1

Set the gain of PGA1.

0x0

000000

−12 dB

000001

−11.25 dB

010000

0 dB

111110

+34.5 dB

111111

+35.25 dB

PGA CONTROL 2 REGISTER

Address: 0x0025, Reset: 0x40, Name: PGA_CONTROL_2

This register controls the PGA connected to AIN2.

Table 66. Bit Descriptions for PGA_CONTROL_2

Bits

Bit Name

Settings

Description

Reset

Access

PGA_EN2

Select line or microphone input. Note that the PGA inverts the signal

going through it.

0x0

AIN2 used as a single-ended line input. PGA powered down.

AIN2 used as a single-ended microphone input. PGA powered up with

slewing.

PGA_MUTE2

Enable PGA2 mute. When PGA is muted, PGA_GAIN2 is ignored.

0x1

Unmuted

Muted

[5:0]

PGA_GAIN2

Set the gain of PGA2.

0x0

000000

−12 dB

000001

−11.25 dB

010000

0 dB

111110

+34.5 dB

111111

+35.25 dB

ADAU1772BCPZ-R7 数据表(PDF) 82 Page - Analog Devices

ADAU1772BCPZ-R7 数据表(HTML) 82 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载