| 数据搜索系统,热门电子元器件搜索 |
|
ADAU1772BCPZ-R7 数据表(PDF) 58 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1772BCPZ-R7 数据表(HTML) 58 Page - Analog Devices |
|
58 / 117 page ![]() Data Sheet ADAU1772 Rev. C | Page 57 of 116 Table 37. Bit Descriptions for CLKOUT_SEL Bits Bit Name Settings Description Reset Access [2:0] CLKOUT_FREQ CLKOUT pin frequency. 0x0 RW 000 Master clock × 2 (24.576 MHz) 001 Master clock (12.288 MHz) 010 Master clock/2 (6.144 MHz) 011 Master clock/4 (3.072 MHz) 100 Master clock/8 (1.536 MHz) 111 Clock output off = 0 REGULATOR CONTROL REGISTER Address: 0x0008, Reset: 0x00, Name: REGULATOR Table 38. Bit Descriptions for REGULATOR Bits Bit Name Settings Description Reset Access 2 REG_PD Powers down LDO regulator. 0x0 RW 0 Regulator active 1 Regulator powered down [1:0] REGV Set regulator output voltage. 0x0 RW 00 1.2 V 01 1.1 V 10 Reserved 11 Reserved |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |