数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADAU1772BCPZ-R7 数据表(PDF) 59 Page - Analog Devices

部件名 ADAU1772BCPZ-R7
功能描述  Four ADC, Two DAC Low Power Codec
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAU1772BCPZ-R7 数据表(HTML) 59 Page - Analog Devices

Back Button ADAU1772BCPZ-R7 Datasheet HTML 55Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 56Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 57Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 58Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 59Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 60Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 61Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 62Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 63Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 117 page
background image
ADAU1772
Data Sheet
Rev. C | Page 58 of 116
CORE CONTROL REGISTER
Address: 0x0009, Reset: 0x04, Name: CORE_CONTROL
Table 39. Bit Descriptions for CORE_CONTROL
Bits
Bit Name
Settings
Description
Reset
Access
7
ZERO_STATE
Zeroes the state of the data memory during bank switching. When
switching active parameter banks between two settings, zeroing the state
of the bank prevents the new filter settings from being active on old data
that is recirculating in filters. Zeroing the state may prevent filter
instability or unwanted noises upon bank switching.
0x0
RW
0
Do not zero state during bank switch
1
Zero state during back switch
[6:5]
BANK_SL
Selects active filter bank.
0x0
RW
00
Bank A active
01
Bank B active
10
Reserved
11
Reserved
[2:1]
CORE_FS
This bit sets the core sample rate. This setting should not be changed
while the core is running. CORE_RUN must be set to 0 for this setting to be
updated.
00
Reserved
01
96 kHz
10
192 kHz
11
Reserved
0
CORE_RUN
Run bit for the core. This bit should only be enabled when the program
and parameters are loaded and the sample rate settings have been set.
CORE_RUN starts and stops the core at the beginning of the program.
0x0
RW
0
Core off
1
Core on



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com