| 数据搜索系统,热门电子元器件搜索 |
|
ADAU1772BCPZ-R7 数据表(PDF) 79 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1772BCPZ-R7 数据表(HTML) 79 Page - Analog Devices |
|
79 / 117 page ![]() ADAU1772 Data Sheet Rev. C | Page 78 of 116 ADC0 VOLUME CONTROL REGISTER Address: 0x001F, Reset: 0x00, Name: ADC0_VOLUME When SINC_0_EN is set, the volume starts to ramp from −95.625 dB to the value in this register. The volume ramp time is (number of steps) × 16/fS, where there are 256 steps between 0 dB and −95.625 dB. For example, with fS = 192 kHz, the volume ramps from −95.625 dB to 0 dB in 21 ms. Table 60. Bit Descriptions for ADC0_VOLUME Bits Bit Name Settings Description Reset Access [7:0] ADC_0_VOL ADC0 volume setting. 0x00 RW 00000000 0 dB 00000001 −0.375 dB 11111111 −95.625 dB ADC1 VOLUME CONTROL REGISTER Address: 0x0020, Reset: 0x00, Name: ADC1_VOLUME When SINC_1_EN is set, the volume starts to ramp from −95.625 dB to the value in this register. The volume ramp time is (number of steps) × 16/fS, where there are 256 steps between 0 dB and −95.625 dB. For example, with fS = 192 kHz, the volume ramps from −95.625 dB to 0 dB in 21 ms. Table 61. Bit Descriptions for ADC1_VOLUME Bits Bit Name Settings Description Reset Access [7:0] ADC_1_VOL ADC1 volume setting. 0x00 RW 00000000 0 dB 00000001 −0.375 dB 11111111 −95.625 dB |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |