 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ZUSBOPTSC01ZAC 数据表(PDF) 126 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
ZUSBOPTSC01ZAC 数据表(HTML) 126 Page - Zilog, Inc. |
|
|
126 / 402 page  General-Purpose Timer P R E L I M I N A R Y PS024604-1005 Z8 Encore!® Motor Control Flash MCUs Product Specification 104 Timer 0 Reload High and Low Byte Registers The Timer 0 Reload High and Low Byte (T0RH and T0RL) registers, shown in Tables 60 and 61, store a 16-bit reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte Register are stored in a temporary holding register. When a Write to the Timer Reload Low Byte Register occurs, the temporary holding register value is written to the Timer High Byte Register. This operation allows simultaneous updates of the 16-bit timer reload value. TRH and TRL—Timer Reload Register High and Low These two bytes form the 16-bit Reload value, {TRH[7:0], TRL[7:0]}. This value sets the maximum count value which initiates a timer reload to 0001H. Table 60. Timer 0 Reload High Byte Register (T0RH) BITS 7 6 5 4 3 2 1 0 FIELD TRH RESET FFH R/W R/W ADDR F02H Table 61. Timer 0 Reload Low Byte Register (T0RL) BITS 7 6 5 4 3 2 1 0 FIELD TRL RESET FF R/W R/W ADDR F03H |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
