ST10F280 datasheet(178/186 Pages) STMICROELECTRONICS

178 / 186 page

ST10F280

178/186

Figure 88 : CLKOUT and READY

Notes: 1. Cycle as programmed, including MCTC wait states (Example shows 0 MCTC WS).

2. The leading edge of the respective command depends on RW-delay.

3. READY sampled HIGH at this sampling point generates a READY controlled wait state, READY sampled LOW at this sampling

point terminates the currently running bus cycle.

4. READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).

5. If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because

CLKOUT is not enabled), it must fulfill t37 in order to be safely synchronized. This is guaranteed, if READY is removed in response to

the command (see Note 4)).

6. Multiplexed bus modes have a MUX wait state added after a bus cycle, and an additional MTTC wait state may be inserted here.

For a multiplexed bus with MTTC wait state this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC wait state this

delay is zero.

7. The next external bus cycle may start here.

t30

t34

t35

t36

t35

t36

t58

t59

t58

t59

wait state

READY

MUX / Tri-state 6)

t32

t33

t29

Running cycle 1)

t31

t37

t60 4)

CLKOUT

ALE

RD, WR

Synchronous

Asynchronous

READY

ST10F280 数据表(PDF) 178 Page - STMicroelectronics

ST10F280 数据表(HTML) 178 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载