数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/8B 数据表(PDF) 37 Page - Renesas Technology Corp

部件名 M32C/8B
功能描述  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/8B 数据表(HTML) 37 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 33Page - Renesas Technology Corp M32C/8B Datasheet HTML 34Page - Renesas Technology Corp M32C/8B Datasheet HTML 35Page - Renesas Technology Corp M32C/8B Datasheet HTML 36Page - Renesas Technology Corp M32C/8B Datasheet HTML 37Page - Renesas Technology Corp M32C/8B Datasheet HTML 38Page - Renesas Technology Corp M32C/8B Datasheet HTML 39Page - Renesas Technology Corp M32C/8B Datasheet HTML 40Page - Renesas Technology Corp M32C/8B Datasheet HTML 41Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 406 page
background image
Under development
M32C/8B Group
2. Central Processing Unit (CPU)
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 20 of 385
2.1.8.7
Interrupt Enable Flag (I)
The I flag enables maskable interrupts.
Interrupts are disabled when the I flag is set to 0 and enabled when it is set to 1. The I flag becomes 0 when
an interrupt request is acknowledged.
2.1.8.8
Stack Pointer Select Flag (U)
ISP is selected when the U flag is set to 0. USP is selected when the U flag is set to 1.
The U flag becomes 0 when a hardware interrupt request is acknowledged or the INT instruction specifying
software interrupt numbers 0 to 31 is executed.
2.1.8.9
Processor Interrupt Priority Level (IPL)
IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority level than IPL, the interrupt is enabled.
2.1.8.10 Reserved Space
Only write 0 to bits assigned to the reserved space. When read, the bits return undefined values.
2.2
High-Speed Interrupt Registers
Registers associated with the high-speed interrupt are as follows:
Flag save register (SVF)
PC save register (SVP)
Vector register (VCT)
Refer to 11.4 High-Speed Interrupt for details.
2.3
DMAC-Associated Registers
Registers associated with the DMAC are as follows:
DMA mode register (DMD0, DMD1)
DMA transfer count register (DCT0, DCT1)
DMA transfer count reload register (DRC0, DRC1)
DMA memory address register (DMA0, DMA1)
DMA memory address reload register (DRA0, DRA1)
DMA SFR address register (DSA0, DSA1)
Refer to 13. DMAC for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com