数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/8B 数据表(PDF) 75 Page - Renesas Technology Corp

部件名 M32C/8B
功能描述  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/8B 数据表(HTML) 75 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 71Page - Renesas Technology Corp M32C/8B Datasheet HTML 72Page - Renesas Technology Corp M32C/8B Datasheet HTML 73Page - Renesas Technology Corp M32C/8B Datasheet HTML 74Page - Renesas Technology Corp M32C/8B Datasheet HTML 75Page - Renesas Technology Corp M32C/8B Datasheet HTML 76Page - Renesas Technology Corp M32C/8B Datasheet HTML 77Page - Renesas Technology Corp M32C/8B Datasheet HTML 78Page - Renesas Technology Corp M32C/8B Datasheet HTML 79Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 406 page
background image
Under development
M32C/8B Group
8. Bus
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 58 of 385
8.2.5
ALE Output
The ALE output signal is provided for the external devices to latch the address when using the multiplexed bus.
Latch the address at the falling edge of the ALE output. Bits PM15 and PM14 in the PM1 register determine to
what pin the ALE output is assigned.
The ALE signal is output even when accessing the internal space.
(1) 8-bit data bus
ALE
A0/D0 to A7/D7
NOTES:
1. A0/D0 to A15/D15 are placed in high-impedance states when read.
2. When the multiplexed bus is selected for all CS areas, A16 to A19 become I/O ports.
Address
Data(1)
Address
Address(2)
Address or CS
A8 to A15
A16 to A19
A20/CS3
A21/CS2
A22/CS1
A23/CS0
ALE
A0/D0 to A15/D15
Address
Data(1)
Address(2)
Address or CS
A16 to A19
(2) 16-bit data bus
A20/CS3
A21/CS2
A22/CS1
A23/CS0
Figure 8.10
ALE Output and Address/Data Bus
8.2.6
RDY Input
The RDY signal facilitates access to external devices requiring longer access time. When RDY input is “L” at
the falling edge of the last BCLK cycle, wait states are inserted into the bus cycle. Then, when an “H” signal is
input to the RDY pin at the falling edge of BCLK, the MCU resumes executing the remaining bus clock.
Table 8.7 lists MCU states when placed in wait state by RDY input. Figure 8.11 shows an example of the RD
signal that is extended by the RDY signal.
Table 8.7
MCU States while “L” is Input to the RDY Pin
Item
State
Clock generation circuits
Operating (oscillating)
RD, WR, A0 to A22, A23, D0 to D15, CS0 to CS3, ALE,
HLDA, programmable I/O ports
Maintains the same state as when “L” is input to RDY pin.
Internal peripheral circuits
Operating



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com