数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/8B 数据表(PDF) 89 Page - Renesas Technology Corp

部件名 M32C/8B
功能描述  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/8B 数据表(HTML) 89 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 85Page - Renesas Technology Corp M32C/8B Datasheet HTML 86Page - Renesas Technology Corp M32C/8B Datasheet HTML 87Page - Renesas Technology Corp M32C/8B Datasheet HTML 88Page - Renesas Technology Corp M32C/8B Datasheet HTML 89Page - Renesas Technology Corp M32C/8B Datasheet HTML 90Page - Renesas Technology Corp M32C/8B Datasheet HTML 91Page - Renesas Technology Corp M32C/8B Datasheet HTML 92Page - Renesas Technology Corp M32C/8B Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 406 page
background image
Under development
M32C/8B Group
9. Clock Generation Circuits
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 72 of 385
Figure 9.7
PM2 Register
b7 b6 b5 b4
b1
b2
b3
Processor Mode Register 2(1)
Symbol
PM2
Address
0013h
Bit Symbol
Bit Name
RW
(b0)
After Reset
00h
RW
NOTES:
1. Set the PM2 register after the PRC1 bit in the PRCR register is set to 1 (write enable).
2. Once bits PM22 and PM21 are set to 1, they cannot be set to 0 by a program.
3. When the PM21 bit is set to 1,
• the CPU clock does not stop, even if the WAIT instruction is executed;
• writes to the following bits have no effect.
- the CM02 bit in the CM0 register
- the CM05 bit in the CM0 register
- the CM07 bit in the CM0 register (CPU clock source is not changed)
- the CM10 bit in the CM1 register (the MCU does not enter stop mode)
- the CM17 bit in the CM1 register (CPU clock source is not changed)
- the CM20 bit in the CM2 register (oscillation stop detect function setting is not changed)
- all bits in registers PLC0 and PLC1 (PLL frequency synthesizer setting is not changed)
4. When the PM22 bit is set to 1,
• the on-chip oscillator starts oscillating and the on-chip oscillator clock becomes the count source for the watchdog timer;
• write to the CM10 bit in the CM1 register is disabled (writing a 1 has no effect and the MCU does not enter stop mode);
• the watchdog timer keeps operating when the MCU is in wait mode or in hold state.
b0
Function
b7 b6
0 0: Clock selected by the CM21 bit
0 1: XIN clock (fXIND)
1 0: On-chip oscillator clock (fROC)
1 1: Do not set to this value
Reserved bit
PM21
PM22
System clock protect bit(2, 3)
0: Protects a clock by the PRCR register
1: Disables a clock change
(b5-b3)
WDT count source protect bit(2, 4)
Set to 0
PM26
f2n clock source select bits
PM27
RW
RW
RW
RW
RW
Reserved bits
Set to 0
0
0
0
0
0: CPU clock as count source for the watchdog
timer
1: On-chip oscillator clock as count source for
the watchdog timer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com