M32CSLASH8B datasheet(86/406 Pages) RENESAS

86 / 406 page

Under development

M32C/8B Group

9. Clock Generation Circuits

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 69 of 385

Figure 9.4

MCD Register

b7 b6 b5 b4

Main Clock Division Register(1)

Symbol

MCD

Address

000Ch

Bit Symbol

Bit Name

MCD0

After Reset

XXX0 1000b

NOTES:

1. Set the MCD register after the PRC0 bit in the PRCR register is set to 1 (write enable).

2. When stop mode or low-power consumption mode is entered, bits MCD4 to MCD0 become 01000b.

Bits MCD4 to MCD0, however, do not become 01000b if the CM05 bit in the CM0 register is set to 1 (main clock stops) while

the CM21 bit in the CM2 register is set to 1.

Function

Main clock division rate

select bits(2)

MCD1

MCD2

b4 b3 b2 b1 b0

1 0 0 1 0: Divide-by-1 (no division) mode

0 0 0 1 0: Divide-by-2 mode

0 0 0 1 1: Divide-by-3 mode

0 0 1 0 0: Divide-by-4 mode

0 0 1 1 0: Divide-by-6 mode

0 1 0 0 0: Divide-by-8 mode

0 1 0 1 0: Divide-by-10 mode

0 1 1 0 0: Divide-by-12 mode

0 1 1 1 0: Divide-by-14 mode

0 0 0 0 0: Divide-by-16 mode

Do not set to values other than the above

MCD3

MCD4

−

(b7-b5)

−

Reserved bits

Read as undefined value

M32C/8B 数据表(PDF) 86 Page - Renesas Technology Corp

M32C/8B 数据表(HTML) 86 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载