M32CSLASH8B datasheet(56/406 Pages) RENESAS

56 / 406 page

Under development

M32C/8B Group

6. Power Supply Voltage Monitor Function

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 39 of 385

6.1

Operation of Voltage Monitor Function

When the VDEN bit in the LVDC register is set to 1 (voltage monitor function used), the voltage monitor function

can be used after td(E-A) has elapsed.

When the voltage applied to the VCC1 pin has dropped below Vdet(F), the VMF bit in the LVDC register becomes

0 (VCC1 < Vdet(F)) and the LVDF bit in the LVDC register becomes 1 (voltage crosses Vdet). When the voltage

applied to the VCC1 pin has risen above Vdet(R), the VMF bit becomes 1 (VCC1

≥ Vdet(R)) and the LVDF bit

becomes 1.

If the LVDIEN bit in the LVDC register is 1 (voltage monitor interrupt enabled), when the value of the VMF bit is

changed, the LVDF bit becomes 1 and a voltage monitor interrupt request is generated. The LVDF bit does not

automatically become 0 when an interrupt request is acknowledged. Set it to 0 by a program. Whether the voltage

has dropped below Vdet(F) or risen above Vdet(R) can be determined by reading the VMF bit.

The voltage monitor interrupt shares the same interrupt vector with watchdog timer interrupt and oscillation stop

detection interrupt. When using the voltage monitor interrupt simultaneously with these interrupts, determine

whether the voltage monitor interrupt is generated by reading the LVDF bit in the interrupt routine.

Figure 6.4 shows a voltage monitor function operation example.

Figure 6.4

Voltage Monitor Function Operation Example

Voltage applied to VCC1

Time

RESET

VDEN bit

VMF bit

LVDF bit

Voltage monitor

interrupt request

signal from LVDF bit

VDEN bit, LVDIEN bit, LVDF bit, and VMF bit: Bits in the LVDC register

NOTE:

1. Apply an "L" to the RESET pin when the voltage input to the VCC1 pin drops to 3.0 V or below. After the voltage rises above 3.0 V,

and the voltage of the main voltage regulator and the main clock oscillation stabilize, apply an "H" to the RESET pin.

Vdet(R)

3.0

(Note 1)

“H”

“L”

Vdet(F)

(V)

LVDIEN bit

td(E-A): Wait time to stablize circuit

Set to 0 by a program

“H”

“L”

M32C/8B 数据表(PDF) 56 Page - Renesas Technology Corp

M32C/8B 数据表(HTML) 56 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载