数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2214 数据表(PDF) 45 Page - Renesas Technology Corp

部件名 H8S/2214
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2214 数据表(HTML) 45 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 41Page - Renesas Technology Corp H8S/2214 Datasheet HTML 42Page - Renesas Technology Corp H8S/2214 Datasheet HTML 43Page - Renesas Technology Corp H8S/2214 Datasheet HTML 44Page - Renesas Technology Corp H8S/2214 Datasheet HTML 45Page - Renesas Technology Corp H8S/2214 Datasheet HTML 46Page - Renesas Technology Corp H8S/2214 Datasheet HTML 47Page - Renesas Technology Corp H8S/2214 Datasheet HTML 48Page - Renesas Technology Corp H8S/2214 Datasheet HTML 49Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 936 page
background image
Rev.4.00 Sep. 18, 2008 Page xlv of lx
REJ09B0189-0400
Figures
Section 1 Overview
Figure 1.1
H8S/2214 Group Internal Block Diagram................................................................... 5
Figure 1.2
H8S/2214 Group Pin Arrangement
(TFP-100B, TFP-100BV, TFP-100G, TFP-100GV: Top View)................................. 6
Figure 1.3
H8S/2214 Group Pin Arrangement
(BP-112, BP-112V, TBP-112A, TBP-112AV: Top View) ......................................... 7
Section 2 CPU
Figure 2.1
CPU Operating Modes .............................................................................................. 20
Figure 2.2
Exception Vector Table (Normal Mode)................................................................... 21
Figure 2.3
Stack Structure in Normal Mode ............................................................................... 22
Figure 2.4
Exception Vector Table (Advanced Mode)............................................................... 23
Figure 2.5
Stack Structure in Advanced Mode ........................................................................... 24
Figure 2.6
Memory Map............................................................................................................. 25
Figure 2.7
CPU Registers ........................................................................................................... 26
Figure 2.8
Usage of General Registers ....................................................................................... 27
Figure 2.9
Stack .......................................................................................................................... 28
Figure 2.10 General Register Data Formats (1)............................................................................ 31
Figure 2.11 General Register Data Formats (2)............................................................................ 32
Figure 2.12 Memory Data Formats............................................................................................... 33
Figure 2.13 Instruction Formats (Examples) ................................................................................ 47
Figure 2.14 Branch Address Specification in Memory Indirect Mode ......................................... 52
Figure 2.15 Processing States ....................................................................................................... 56
Figure 2.16 State Transitions ........................................................................................................ 57
Figure 2.17 Stack Structure after Exception Handling (Examples) .............................................. 60
Figure 2.18 On-Chip Memory Access Cycle................................................................................ 62
Figure 2.19 Pin States during On-Chip Memory Access.............................................................. 63
Figure 2.20 On-Chip Supporting Module Access Cycle .............................................................. 64
Figure 2.21 Pin States during On-Chip Supporting Module Access............................................. 65
Figure 2.22 Flowchart for Access Methods for Registers that Include Write-Only Bits .............. 69
Section 3 MCU Operating Modes
Figure 3.1
Memory Map in Each Operating Mode in the H8S/2214.......................................... 78
Section 4 Exception Handling
Figure 4.1
Exception Sources ..................................................................................................... 80
Figure 4.2
Reset Sequence (Modes 2 and 3: Not available in the H8S/2214) ............................ 84



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com