数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2214 数据表(PDF) 14 Page - Renesas Technology Corp

部件名 H8S/2214
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2214 数据表(HTML) 14 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 10Page - Renesas Technology Corp H8S/2214 Datasheet HTML 11Page - Renesas Technology Corp H8S/2214 Datasheet HTML 12Page - Renesas Technology Corp H8S/2214 Datasheet HTML 13Page - Renesas Technology Corp H8S/2214 Datasheet HTML 14Page - Renesas Technology Corp H8S/2214 Datasheet HTML 15Page - Renesas Technology Corp H8S/2214 Datasheet HTML 16Page - Renesas Technology Corp H8S/2214 Datasheet HTML 17Page - Renesas Technology Corp H8S/2214 Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 936 page
background image
Rev.4.00 Sep. 18, 2008 Page xiv of lx
REJ09B0189-0400
Item
Page
Revisions (See Manual for Details)
9.14 Handling of
Unused Pins
358
Newly added
10.2.1 Timer
Control Register
(TCR)
Bits 4 and 3—Clock
Edge 1 and 0
(CKEG1, CKEG0)
368
Note amended
Note: Internal clock edge selection is valid when the input clock is
φ/4 or slower. This setting is ignored if the input clock is φ
/1, or when overflow/underflow of another channel is
selected. (Counting occurs on the falling edge of
φ when
φ/1 is selected.)
10.2.5 Timer
Status Register
(TSR)
Bit 3—Input
Capture/Output
Compare Flag D
(TGFD)
383
Description amended
Bit 3
TGFD
Description
0
[Clearing conditions]
(Initial value)
• When DTC is activated by a TGID interrupt, the DTC module MRB register DISEL
bit is 0, and furthermore the transfer counter is not 0.
• When 0 is written to TGFD after reading TGFD = 1
Bit 2—Input
Capture/Output
Compare Flag C
(TGFC)
Description amended
Bit 2
TGFC
Description
0
[Clearing conditions]
(Initial value)
• When DTC is activated by a TGIC interrupt, the DTC module MRB register DISEL
bit is 0, and furthermore the transfer counter is not 0.
• When 0 is written to TGFC after reading TGFC = 1
Bit 1—Input
Capture/Output
Compare Flag B
(TGFB)
384
Description amended
Bit 1
TGFB
Description
0
[Clearing conditions]
(Initial value)
• When DTC is activated by a TGIB interrupt, the DTC module MRB register DISEL
bit is 0, and furthermore the transfer counter is not 0.
• When 0 is written to TGFB after reading TGFB = 1
Bit 0—Input
Capture/Output
Compare Flag A
(TGFA)
Description amended
Bit 0
TGFA
Description
0
[Clearing conditions]
(Initial value)
• When DTC is activated by a TGIA interrupt, the DTC module MRB register DISEL
bit is 0, and furthermore the transfer counter is not 0.
• When DMAC is activated by TGIA interrupt while DTA bit of DMABCR in DMAC is 1
• When 0 is written to TGFA after reading TGFA = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com