数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2214 数据表(PDF) 23 Page - Renesas Technology Corp

部件名 H8S/2214
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2214 数据表(HTML) 23 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 19Page - Renesas Technology Corp H8S/2214 Datasheet HTML 20Page - Renesas Technology Corp H8S/2214 Datasheet HTML 21Page - Renesas Technology Corp H8S/2214 Datasheet HTML 22Page - Renesas Technology Corp H8S/2214 Datasheet HTML 23Page - Renesas Technology Corp H8S/2214 Datasheet HTML 24Page - Renesas Technology Corp H8S/2214 Datasheet HTML 25Page - Renesas Technology Corp H8S/2214 Datasheet HTML 26Page - Renesas Technology Corp H8S/2214 Datasheet HTML 27Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 936 page
background image
Rev.4.00 Sep. 18, 2008 Page xxiii of lx
REJ09B0189-0400
Item
Page
Revisions (See Manual for Details)
12.4 SCI Interrupts 518
Note added
... The TDRE flag is cleared to 0 automatically when data transfer
is performed by the DMAC or DTC*. ...
... The RDRF flag is cleared to 0 automatically when data transfer
is performed by the DMAC or DTC*. ...
Note : * The flag is cleared when DISEL is 0 and furthermore the
transfer counter is not 0.
12.5 Usage Notes
(1) Module Stop
Mode Settings
520
Description added
(8) Restrictions on
Use of DMAC or
DTC
523
Description added
(b) When RDR is read by the DMAC or DTC, be sure to set the
activation source to the relevant SCI reception end interrupt
(RXI).
(c) During data transfers, flags are cleared automatically by DTC
only when the DTC DISEL bit is 0 and furthermore the transfer
counter is not 0. Therefore the CPU must clear the flags when
either DISEL is 1 or when DISEL is 0 and furthermore the
transfer counter is 0. In particular, note that during
transmission, data will not be transmitted correctly unless the
CPU clears the TDRE flag.
17.6.3 Setting
Oscillation
Stabilization Time
after Clearing
Software Standby
Mode
Table 17.4
Oscillation
Stabilization Time
Settings
630
Table amended
STS2 STS1 STS0 Standby Time 16 MHz 13 MHz 10 MHz 8 MHz
6 MHz
4 MHz
2 MHz
Unit
0
0
0
8192 states
0.51
0.63
0.82
1.0
1.4
2.0
4.1
ms
1
16384 states
1.0
1.3
1.6
2.0
2.7
4.1
8.2
1
0
32768 states
2.0
2.5
3.3
4.1
5.5
8.2
16.4
1
65536 states
4.1
5.0
6.6
8.2
10.9
16.4
32.8
1
0
0
131072 states
8.2
10.1
13.1
16.4
21.8
32.8
65.5
1
262144 states
16.4
20.2
26.2
32.8
43.7
65.5
131.1
1
0
2048 states
0.13
0.16
0.20
0.26
0.34
0.51
1.0
1
16 states
1.0
1.2
1.6
2.0
2.7
4.0
8.0
µs
: Recommended time setting
18.7 Usage Note
• Characteristics of
the F-ZTAT and
Mask ROM Versions
659
Title added
• General Notes on
Printed Circuit
Board Deign
Description added



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com