H8SSLASH2214 datasheet(528/936 Pages) RENESAS

528 / 936 page

Section 12 Serial Communication Interface (SCI)

Rev.4.00 Sep. 18, 2008 Page 468 of 872

REJ09B0189-0400

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transferred from

TDR to TSR and the next serial data can be written to TDR.

Bit 7

TDRE

Description

[Clearing conditions]

• When 0 is written to TDRE after reading TDRE = 1

• When the DMAC or DTC* is activated by a TXI interrupt and writes data to TDR

[Setting conditions]

(Initial value)

• When the TE bit in SCR is 0

• When data is transferred from TDR to TSR and data can be written to TDR

Note:

This bit is cleared by DTC when DISEL = 0 and furthermore the transfer counter is not

Bit 6—Receive Data Register Full (RDRF): Indicates that the received data is stored in RDR.

Bit 6

RDRF

Description

[Clearing conditions]

(Initial value)

• When 0 is written to RDRF after reading RDRF = 1

• When the DMAC or DTC* is activated by an RXI interrupt and reads data from

RDR

[Setting condition]

• When serial reception ends normally and receive data is transferred from RSR to

RDR

Note:

RDR and the RDRF flag are not affected and retain their previous values when an error is

detected during reception or when the RE bit in SCR is cleared to 0.

If reception of the next data is completed while the RDRF flag is still set to 1, an overrun

error will occur and the receive data will be lost.

This bit is cleared by DTC when DISEL = 0 and furthermore the transfer counter is not

H8S/2214 数据表(PDF) 528 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 528 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载