数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2214 数据表(PDF) 299 Page - Renesas Technology Corp

部件名 H8S/2214
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2214 数据表(HTML) 299 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 295Page - Renesas Technology Corp H8S/2214 Datasheet HTML 296Page - Renesas Technology Corp H8S/2214 Datasheet HTML 297Page - Renesas Technology Corp H8S/2214 Datasheet HTML 298Page - Renesas Technology Corp H8S/2214 Datasheet HTML 299Page - Renesas Technology Corp H8S/2214 Datasheet HTML 300Page - Renesas Technology Corp H8S/2214 Datasheet HTML 301Page - Renesas Technology Corp H8S/2214 Datasheet HTML 302Page - Renesas Technology Corp H8S/2214 Datasheet HTML 303Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 299 / 936 page
background image
Section 7 DMA Controller
Rev.4.00 Sep. 18, 2008 Page 239 of 872
REJ09B0189-0400
(6)
DREQ Level Activation Timing (Normal Mode)
Set the DTA bit for the channel for which the
DREQ pin is selected to 1.
Figure 7.22 shows an example of
DREQ level activated normal mode transfer.
[1]
[2] [5]
[3] [6]
[4] [7]
Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.
Acceptance after transfer enabling; the
DREQ pin low level is sampled on the rising
edge of
φ, and the request is held.
The request is cleared at the next bus break, and activation is started in the DMAC.
The DMA cycle is started.
Acceptance is resumed after the write cycle is completed.
(As in [1], the
DREQ pin low level is sampled on the rising edge of φ, and the request is held.)
DMA
read
DMA
write
φ
Address bus
DREQ
Idle
Write
Idle
Bus
release
DMA control
Channel
Write
Idle
Transfer
source
Bus
release
DMA
read
DMA
write
Bus
release
Request
Minimum of 2 cycles
[1]
[3]
[2]
Minimum of 2 cycles
[4]
[6]
[5]
[7]
Acceptance resumes
Acceptance resumes
Transfer
destination
Transfer
source
Transfer
destination
Request
Read
Request clear period
Read
Request clear period
Figure 7.22 Example of
DREQ Level Activated Normal Mode Transfer
DREQ pin sampling is performed every cycle, with the rising edge of the next φ cycle after the
end of the DMABCR write cycle for setting the transfer enabled state as the starting point.
When the
DREQ pin low level is sampled while acceptance by means of the DREQ pin is
possible, the request is held in the DMAC. Then, when activation is initiated in the DMAC, the
request is cleared. After the end of the write cycle, acceptance resumes,
DREQ pin low level
sampling is performed again, and this operation is repeated until the transfer ends.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com