AD9142ABCPZRL datasheet(46/73 Pages) AD

46 / 73 page

Data Sheet

AD9142A

Rev. A | Page 45 of 72

Figure 58 shows the most basic DAC output circuitry. A pair of

resistors, RO, converts each of the complementary output currents

to a differential voltage output, VOUT. Because the current

outputs of the DAC are high impedance, the differential driving

point impedance of the DAC outputs, ROUT, is equal to 2 × RO.

See Figure 59 for the output voltage waveforms.

Figure 58. Basic Transmit DAC Output Circuit

Figure 59. Output Voltage Waveforms

The common-mode signal voltage, VCM, is calculated as





The peak output voltage, VPEAK, is calculated as

VPEAK = IFS × RO

In this circuit configuration, the single-ended peak voltage is

the same as the peak differential output voltage.

INTERFACING TO MODULATORS

The AD9142A interfaces to the ADL537x family of modulators

with a minimal number of components. An example of the

recommended interface circuitry is shown in Figure 60.

Figure 60. Typical Interface Circuitry Between the AD9142A and the ADL537x

Family of Modulators

The baseband inputs of the ADL537x family require a dc bias

of 500 mV. The nominal midscale output current on each output of

the DAC is 10 mA (one-half the full-scale current). Therefore,

a single 50 Ω resistor to ground from each of the DAC outputs

results in the desired 500 mV dc common-mode bias for the

inputs to the ADL537x. The addition of the load resistor in

parallel with the modulator inputs reduces the signal level. The

peak-to-peak voltage swing of the transmitted signal is

)

(

)

(

SIGNAL







Baseband Filter Implementation

Most applications require a baseband anti-imaging filter between

the DAC and the modulator to filter out Nyquist images and

broadband DAC noise. The filter can be inserted between the

I-V resistors at the DAC output and the signal level setting resistor

across the modulator input. This configuration establishes the

input and output impedances for the filter.

Figure 61 shows a fifth-order, low-pass filter. A common-mode

choke is placed between the I-V resistors and the remainder of

the filter to remove the common-mode signal produced by the

DAC and to prevent the common-mode signal from being

converted to a differential signal, which can appear as unwanted

spurious signals in the output spectrum. Splitting the first filter

capacitor into two and grounding the center point creates a

common-mode low-pass filter, which provides additional

common-mode rejection of high frequency signals. A purely

differential filter can pass common-mode signals.

For more details about interfacing the AD9142A DAC to an

IQ modulator, refer to the Circuits from the Lab™ Circuit Note

CN-0205, Interfacing the ADL5375 I/Q Modulator to the AD9122

Dual Channel, 1.2 GSPS High Speed DAC on the Analog Devices

website.

Figure 61. DAC Modulator Interface with Fifth-Order, Low-Pass Filter

VIP +

VIN –

VOUTI

IOUT1P

IOUT1N

VQP +

VQN –

VOUTQ

IOUT2P

IOUT2N

+VPEAK

VCM

–VPEAK

VOUT

RBIP

50Ω

RBIN

50Ω

IBBN

IBBP

AD9142A

ADL537x

RBQN

50Ω

RBQP

50Ω

RLI

100Ω

RLQ

100Ω

IOUT1N

IOUT1P

IOUT2P

IOUT2N

QBBP

QBBN

AD9142A

50Ω

33nH

3.6pF

33nH

140Ω

6pF

3pF

22pF

ADL537x

AD9142ABCPZRL 数据表(PDF) 46 Page - Analog Devices

AD9142ABCPZRL 数据表(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载

链接网址

AD9142ABCPZRL 数据表(PDF) 46 Page - Analog Devices

AD9142ABCPZRL 数据表(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表 下载

链接网址

数据表下载