 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD9142ABCPZRL 数据表(PDF) 71 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9142ABCPZRL 数据表(HTML) 71 Page - Analog Devices |
|
|
71 / 73 page  AD9142A Data Sheet Rev. A | Page 70 of 72 DAC LATENCY AND SYSTEM SKEWS Figure 62. Breakdown of Pipeline Latencies DAC LATENCY VARIATIONS DACs, like any other devices with internal multiphase clocks, have an inherent pipeline latency variation. Figure 62 shows the delineation of pipeline latencies in the AD9142A. The highlighted section, including the FIFO and the clock generation circuitry, is where the pipeline latencies vary. Upon each power- on, the status of both the FIFO and the clock generation state machine is arbitrary. This leads to varying latency in these two blocks. FIFO LATENCY VARIATION There are eight data slots in the FIFO. The FIFO read and write pointers circulate the FIFO from Slot 0 to Slot 7 and back to Slot 0. The FIFO depth is defined as the number of FIFO slots that are required for the read pointer to catch the write pointer. It is also the time a particular piece of data stays in the FIFO from the point that it is written into the FIFO to the point where it is read out from the FIFO. Therefore, the latency of the FIFO is equivalent to its depth. Figure 63 is an example of FIFO latency variation. The latency in Case 2 is two data cycles longer than that in Case 1. If other latencies are the same, the skew between the DAC outputs in these two cases is, likewise, two data cycles. Therefore, to keep a constant FIFO latency, the FIFO depth needs to be reset to a pre- defined value. Theoretically, any value other than 0 is valid but typically it is set to 4 to maximize the capacity of absorbing the rate fluctuation between the read and write sides. Figure 63. Example of FIFO Latency Difference Figure 64 shows two equivalent cases of FIFO latency of four data cycles. Although neither the read nor the write pointer match each other in these two cases, the FIFO depth is the same in both cases. Also, note that the beginning slots of the data stream in the two cases are not the same, but the read and write pointers point to the same piece of data in both cases. This does not affect the alignment accuracy of the DAC outputs as long as the data and the DCIs are well aligned at multiple devices. Figure 64. Example of Equal FIFO Latencies FIFO DACCLK I AND Q DAC HB1 FIXED LATENCY HB2 HB3 OTHER DIGITAL FUNCTIONALITIES DACCLK/2 DACCLK/4 DACCLK/8 DCI FIFO WrPtr FIFO RdPtr VARYING LATENCY VARYING LATENCY FIXED LATENCY DIV 2 DIV 2 DIV 2 DATA INTERFACE DATA 2 DATA 3 DATA 4 DATA 5 FIFO CASE 1: LATENCY = 4 DCI CYCLES FIFO WrPtr FIFO RdPtr DATA 6 DATA 7 DATA 1 DATA 0 DATA 2 DATA 3 DATA 4 DATA 5 FIFO CASE 2: LATENCY = 6 DCI CYCLES FIFO WrPtr FIFO RdPtr DATA 6 DATA 7 DATA 1 DATA 0 DATA 2 DATA 3 DATA 4 DATA 5 FIFO LATENCY = 4 DCI CYCLES FIFO WrPtr FIFO RdPtr DATA 6 DATA 7 DATA 1 DATA 0 DATA 7 DATA 0 DATA 1 DATA 2 FIFO FIFO WrPtr FIFO RdPtr DATA 3 DATA 4 DATA 6 DATA 5 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
