AD9142ABCPZRL datasheet(13/73 Pages) AD

13 / 73 page

AD9142A

Data Sheet

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 9. Pin Function Descriptions

Pin No.

Mnemonic

Description

CVDD18

1.8 V PLL Supply. CVDD18 supplies the clock receivers, clock multiplier, and clock distribution.

REFP/SYNCP

PLL Reference Clock/Synchronization Clock Input, Positive.

REFN/SYNCN

PLL Reference Clock/Synchronization Clock Input, Negative.

CVDD18

1.8 V PLL Supply. CVDD18 supplies the clock receivers, clock multiplier, and clock distribution.

RESET

Reset, Active Low. CMOS levels with respect to DVDD18. Recommended reset pulse length is 1 µs.

TXEN

Active High Transmit Path Enable. CMOS levels with respect to DVDD18. A low level on this pin triggers

three selectable actions in the DAC. See Table 87 for details.

DVDD18

1.8 V Digital Supply. Pin 7 supplies power to the digital core, digital data ports, serial port input/output

pins, RESET, IRQ1, and IRQ2.

FRAMEP/PARITYP

Frame/Parity Input, Positive.

FRAMEN/PARITYN

Frame/Parity Input, Negative.

D15P

Data Bit 15 (MSB), Positive.

D15N

Data Bit 15 (MSB), Negative.

DVDD18

1.8 V Digital Supply. Pin 12 supplies the power to the digital core and digital data ports, serial port

input/output pins, RESET, IRQ1, and IRQ2.

D14P

Data Bit 14, Positive.

D14N

Data Bit 14, Negative.

D13P

Data Bit 13, Positive.

D13N

Data Bit 13, Negative.

D12P

Data Bit 12, Positive.

D12N

Data Bit 12, Negative.

DVDD18

1.8 V Digital Supply. Pin 19 supplies power to the digital core, digital data ports, serial port input/output

pins, RESET, IRQ1, and IRQ2.

D11P

Data Bit 11, Positive.

D11N

Data Bit 11, Negative.

D10P

Data Bit 10, Positive.

D10N

Data Bit 10, Negative.

CVDD18

REFP/SYNCP

REFN/SYNCN

CVDD18

RESET

TXEN

DVDD18

FRAMEP/PARITYP

FRAMEN/PARITYN

D15P

D15N

DVDD18

D14P

D14N

D13P

D13N

D12P

D12N

SCLK

SDIO

IRQ1

IRQ2

DVDD18

D0N

D0P

D1N

D1P

DVDD18

D2N

D2P

D3N

D3P

D4N

D4P

AD9142A

TOP VIEW

(Not to Scale)

NOTES

1. EXPOSED PAD (EPAD) MUST BE SOLDERED TO THE GROUND

PLANE (AVSS, DVSS, CVSS). THE EPAD PROVIDES AN ELECTRI-

CAL, THERMAL, AND MECHANICAL CONNECTION TO THE BOARD.

Rev. A | Page 12 of 72

AD9142ABCPZRL 数据表(PDF) 13 Page - Analog Devices

AD9142ABCPZRL 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载

链接网址

AD9142ABCPZRL 数据表(PDF) 13 Page - Analog Devices

AD9142ABCPZRL 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表 下载

链接网址

数据表下载