| 数据搜索系统,热门电子元器件搜索 |
|
AD9142ABCPZRL 数据表(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9142ABCPZRL 数据表(HTML) 6 Page - Analog Devices |
|
6 / 73 page ![]() Data Sheet AD9142A Rev. A | Page 5 of 72 FUNCTIONAL BLOCK DIAGRAM Figure 1. REF AND BIAS FSADJ VREF POWER-ON RESET MULTICHIP SYNCHRONIZATION SERIAL INPUT/OUTPUT PORT PROGRAMMING REGISTERS DACCLKP DACCLKN REFP/SYNCP REFN/SYNCN CLOCK MULTIPLIER CLK RCVR REF RCVR DAC_CLK INPUT POWER DETECTION DLL 13-TAP D15P/D15N D0P/D0N DCIP/DCIN HB1 2× HB2 2× HB3 2× COMPLEX MODULATION fDAC/4 MOD NCO DAC 1 16-BIT IOUT1P IOUT1N 16 DAC 2 16-BIT IOUT2P IOUT2N 16 10 10 INTERNAL CLOCK TIMING AND CONTROL LOGIC DAC CLK SYNC AD9142A FRAMEP/PARITYP FRAMEN/PARITYN |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |