 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD9142ABCPZRL 数据表(PDF) 53 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9142ABCPZRL 数据表(HTML) 53 Page - Analog Devices |
|
|
53 / 73 page  AD9142A Data Sheet REGISTER DESCRIPTIONS Defined reserved bits are those whose reset values are not 0x00. Access indicates the read and/or write nature of the register. SPI CONFIGURE REGISTER Address: 0x00, Reset: 0x00, Name: Common Table 26. Bit Descriptions for Common Bits Bit Name Settings Description Reset Access 6 SPI_LSB_FIRST Serial port communication, MSB-first or LSB-first selection. 0 RW 0 MSB first. 1 LSB first. 5 DEVICE_RESET The device resets when 1 is written to this bit. DEVICE_RESET is a self clear bit. After the reset, the bit returns to 0 automatically. The readback is always 0. 0 RW POWER-DOWN CONTROL REGISTER Address: 0x01, Reset: 0xC0, Name: PD_CONTROL Table 27. Bit Descriptions for PD_CONTROL Bits Bit Name Settings Description Reset Access 7 PD_IDAC The IDAC is powered down when PD_IDAC is set to 1. This bit powers down only the analog portion of the IDAC. The IDAC digital data path is not affected. 1 RW 6 PD_QDAC The QDAC is powered down when PD_QDAC is set to 1. This bit powers down only the analog portion of the QDAC. The QDAC digital datapath is not affected. 1 RW 5 PD_DATARCV The data interface circuitry is powered down when PD_DATARCV is set to 1. This bit powers down the data interface and the write side of the FIFO. 0 RW 2 PD_DEVICE The band gap circuitry is powered down when set to 1. This bit powers down the entire chip. 0 RW 1 PD_DACCLK The DAC clock powers down when PD_DEVICE is set to 1. This bit powers down the DAC clocking path and, thus, the majority of the digital functions. 0 RW 0 PD_FRAME The frame receiver powers down when PD_FRAME is set to 1. The frame signal is internally pulled low. Set to 1 when the frame is not used. 0 RW INTERRUPT ENABLE0 REGISTER Address: 0x03, Reset: 0x00, Name: INTERRUPT_ENABLE0 Table 28. Bit Descriptions for INTERRUPT_ENABLE0 Bits Bit Name Settings Description Reset Access 6 ENABLE_SYNC_LOST Enable interrupt for sync lost. 0 RW 5 ENABLE_SYNC_LOCKED Enable interrupt for sync lock. 0 RW 4 ENABLE_SYNC_DONE Enable interrupt for sync done. 0 RW 3 ENABLE_PLL_LOST Enable interrupt for PLL lost. 0 RW 2 ENABLE_PLL_LOCKED Enable interrupt for PLL locked. 0 RW 1 ENABLE_OVER_THRESHOLD Enable interrupt for overthreshold. 0 RW 0 ENABLE_DACOUT_MUTED Enable interrupt for DACOUT muted. 0 RW Rev. A | Page 52 of 72 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
