| 数据搜索系统,热门电子元器件搜索 |
|
ADAU1772BCPZ-R7 数据表(PDF) 106 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1772BCPZ-R7 数据表(HTML) 106 Page - Analog Devices |
|
106 / 117 page ![]() Data Sheet ADAU1772 Rev. C | Page 105 of 116 DECIMATOR POWER CONTROL REGISTER Address: 0x0044, Reset: 0x00, Name: DECIM_PWR_MODES These bits enable clocks to the digital filters and ASRC decimator filters of the ADCs. These bits must be enabled for all channels that will be used in the design. To use the ADCs, these SINC_x_EN bits must be enabled along with the appropriate ADC_x_EN bits in the ADC_CONTROL2 and ADC_CONTROL3 registers. If the digital microphone inputs are used, the SINC_x_EN bits can be set without setting ADC_x_EN. Table 95. Bit Descriptions for DECIM_PWR_MODES Bits Bit Name Settings Description Reset Access 7 DEC_3_EN Control power to the ASRC3 decimator. 0x0 RW 0 Powered down 1 Powered up 6 DEC_2_EN Control power to the ASRC2 decimator. 0x0 RW 0 Powered down 1 Powered up 5 DEC_1_EN Control power to the ASRC1 decimator. 0x0 RW 0 Powered down 1 Powered up 4 DEC_0_EN Control power to the ASRC0 decimator. 0x0 RW 0 Powered down 1 Powered up 3 SINC_3_EN ADC3 filter power control. 0x0 RW 0 Powered down 1 Powered up 2 SINC_2_EN ADC2 filter power control. 0x0 RW 0 Powered down 1 Powered up 1 SINC_1_EN ADC1 filter power control. 0x0 RW 0 Powered down 1 Powered up 0 SINC_0_EN ADC0 filter power control. 0x0 RW 0 Powered down 1 Powered up |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |