数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZAC 数据表(PDF) 193 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZAC
功能描述  Z8 Encore-R Motor Control Flash MCUs
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 193 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZAC Datasheet HTML 189Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 190Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 191Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 192Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 193Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 194Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 195Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 196Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 197Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 402 page
background image
PS024604-1005
P R E L I M I N A R Y
Master Transactions
Z8FMC16100 Series Flash MCU
Product Specification
171
Master Write Transaction with a 7-Bit Address
Figure 28 illustrates the data transfer format from a master to a 7-bit addressed slave
The procedure for a master transmit operation to a 7-bit addressed slave is as follows:
1. The software initializes the MODE field in the I2C Mode Register for MASTER/
SLAVE mode with either a 7- or 10-bit slave address. The MODE field selects the
address width for this mode when addressed as a slave (but not for the remote slave).
The software asserts the IEN bit in the I2C Control Register.
2. The software asserts the TXI bit of the I2C Control Register to enable transmit inter-
rupts.
3. The I2C interrupt asserts, because the I2C Data Register is empty.
4. The software responds to the TDRE bit by writing a 7-bit slave address plus the Write
bit (which is cleared to 0) to the I2C Data Register.
5. The software sets the START bit of the I2C Control Register.
6. The I2C controller sends a START condition to the I2C slave.
7. The I2C controller loads the I2C Shift Register with the contents of the I2C Data Reg-
ister.
8. After one bit of the address has been shifted out by the SDA signal, the transmit inter-
rupt asserts.
9. The software responds by writing the transmit data into the I2C Data Register.
10. The I2C controller shifts the remainder of the address and the Write bit out via the
SDA signal.
11. The I2C slave sends an Acknowledge (by pulling the SDA signal Low) during the next
high period of SCL. The I2C controller sets the ACK bit in the I2C Status Register.
SStart
WWrite
A
Acknowledge
A
Not Acknowledge
PStop
S
Slave
Address
W = 0
A
Data
A
Data
A
Data
A/A
P/S
Figure 28. Data Transfer Format—Master Write Transaction with a 7-Bit Address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com