数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

Z8F021ASH020SC 数据表(PDF) 238 Page - Zilog, Inc.

部件名 Z8F021ASH020SC
功能描述  Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8F021ASH020SC 数据表(HTML) 238 Page - Zilog, Inc.

Back Button Z8F021ASH020SC Datasheet HTML 234Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 235Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 236Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 237Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 238Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 239Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 240Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 241Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 242Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 238 / 276 page
background image
PS022815-0206
Electrical Characteristics
Z8 Encore! XP® 4K Series
Product Specification
219
On-Chip Peripheral AC and DC Electrical Characteristics
Table 134. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing
Symbol Parameter
TA = -40°C to +105°C
Units
Conditions
Minimum
Typical1
Maximum
VPOR Power-On Reset Voltage
Threshold
2.20
2.45
2.70
V
VDD = VPOR
VVBO
Voltage Brown-Out
Reset Voltage Threshold
2.15
2.40
2.65
V
VDD = VVBO
VPOR to VVBO hysteresis
50
75
mV
Starting VDD voltage to
ensure valid Power-On
Reset.
–VSS
–V
TANA
Power-On Reset Analog
Delay
–50
–
µs
VDD > VPOR; TPOR Digital
Reset delay follows TANA
TPOR
Power-On Reset Digital
Delay
16
µs
66 Internal Precision
Oscillator cycles + IPO
startup time (TIPOST)
TPOR
Power-On Reset Digital
Delay
1
ms
5000 Internal Precision
Oscillator cycles
TSMR STOP Mode Recovery
with crystal oscillator
disabled
16
µs
66 Internal Precision
Oscillator cycles
TSMR STOP Mode Recovery
with crystal oscillator
enabled
1
ms
5000 Internal Precision
Oscillator cycles
TVBO
Voltage Brown-Out
Pulse Rejection Period
–10
–
µ
s
VDD < VVBO to generate a
Reset.
TRAMP Time for VDD to transition
from VSS to VPOR to
ensure valid Reset
0.10
–
100
ms
TSMP
Stop-Mode Recovery pin
pulse rejection period
20
ns
For any SMR pin or for the
Reset pin when it is asserted
in STOP mode.
1 Data in the typical column is from characterization at 3.3V and 30°C. These values are provided for
design guidance only and are not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com