Z8F021ASH020SC datasheet(240/276 Pages) ZILOG

240 / 276 page

PS022815-0206

Electrical Characteristics

Z8 Encore! XP® 4K Series

Product Specification

221

Table 137. Non Volatile Data Storage

Parameter

VDD = 2.7 - 3.6V

TA = -40°C to +105°C

Units

Notes

Minimum

Typical

Maximum

NVDS Byte Read Time

–

519

µs

With system clock at 20MHz

NVDS Byte Program Time

0.171

–

39.7

With system clock at 20MHz

Data Retention

100

–

years 25°C

Endurance

160,000

–

cycles Cumulative write cycles for

entire memory

Table 138. Analog-to-Digital Converter Electrical Characteristics and Timing

Symbol

Parameter

VDD = 3.0 to 3.6V

TA = 0°C to +70°C

Units

Conditions

Minimum

Typical

Maximum

Resolution

–

bits

Differential Nonlinearity

(DNL)

-1.0

–

1.0

LSB3 External VREF = 2.0V;

RS ← 3.0KΩ

Integral Nonlinearity (INL)

-3.0

–

3.0

LSB3 External VREF = 2.0V;

RS ← 3.0KΩ

Offset Error with

Calibration

+1LSB3

Absolute Accuracy with

Calibration

+3LSB3

VREF

Internal Reference Voltage

1.0

2.0

1.1

2.2

1.2

2.4

REFSEL=01

REFSEL=10

RREFOUT Reference Buffer Ouput

Impedance

850

When the internal

reference is buffered

and driven out to the

VREF pin (REFOUT =

1 Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling

time.

2 Devices are factory calibrated at VDD = 3.3V and TA = +30°C, so the ADC is maximally accurate under

these conditions.

3 LSBs are defined assuming 10-bit resolution.

4 The input impedance is inversely proportional to the system clock frequency.

Z8F021ASH020SC 数据表(PDF) 240 Page - Zilog, Inc.

Z8F021ASH020SC 数据表(HTML) 240 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载