数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8F021ASH020SC 数据表(PDF) 241 Page - Zilog, Inc.

部件名 Z8F021ASH020SC
功能描述  Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8F021ASH020SC 数据表(HTML) 241 Page - Zilog, Inc.

Back Button Z8F021ASH020SC Datasheet HTML 237Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 238Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 239Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 240Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 241Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 242Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 243Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 244Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 245Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 241 / 276 page
background image
PS022815-0206
Electrical Characteristics
Z8 Encore! XP® 4K Series
Product Specification
222
Single-Shot Conversion
Time
–
5129
–
System
clock
cycles
All measurements but
temperature sensor
10258
Temperature sensor
measurement
Continuous Conversion
Time
–256
–
System
clock
cycles
All measurements but
temperature sensor
512
Temperature sensor
measurement
Signal Input Bandwidth
–
10
kHz
As defined by -3dB
point
RS
Analog Source Impedance
–
–
10
k
Ω
In unbuffered mode
500
k
Ω
In buffered modes
Zin
Input Impedance
TBD
150
k
Ω
In unbuffered mode at
20MHz4
10
TBD
M
Ω
In buffered modes
Vin
Input Voltage Range
0
VDD
V
Unbuffered Mode
0.3
VDD-1.1
V
Buffered Modes
Note: these values
define the range over
which the ADC
performs within spec;
exceeding these values
does not cause
damage or instability;
see
DC Characteristics
on page 213 for
absolute pin voltage
limits
Table 138. Analog-to-Digital Converter Electrical Characteristics and Timing
Symbol
Parameter
VDD = 3.0 to 3.6V
TA = 0°C to +70°C
Units
Conditions
Minimum
Typical
Maximum
1 Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling
time.
2 Devices are factory calibrated at VDD = 3.3V and TA = +30°C, so the ADC is maximally accurate under
these conditions.
3 LSBs are defined assuming 10-bit resolution.
4 The input impedance is inversely proportional to the system clock frequency.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com