DRV8317 datasheet(30/69 Pages) TI

30 / 69 page

and VM_UV or CP_UV in SUP_STS are set to 1b. Normal operation resumes automatically (pre-driver, charge

pump operation and the nFAULT pin is released) once the retry time (tRETRY) lapses after VM or CP voltage

is above the corresponding under voltage rising threshold (VVM_UV or VCP_UV) as shown in Figure 8-23. The

FAULT, UVP and UV_UV or CP_UV bits stay set to 1b until a clear fault command is issued either through the

FLT_CLR bit or an nSLEEP reset pulse (tRST).

Retry time (tRETRY) is set by,

• Slow retry time (SLOW_TRETRY) by configuring UVP_MODE to 00b

• Fast retry time (FAST_TRETRY) by configuring UVP_MODE to 01b

IN DRV8317H, UVP_MODE is set to 01b and FAST_TRETRY is fixed at 5-ms.

VUV (min) falling

VUV (max) falling

VUV (max) rising

VUV (min) rising

VVM, VCP

FETs ON

Time

FETs OFF

tRETRY

FETs ON

tRETRY

Figure 8-23. VM, CP Under Voltage Protection

8.3.11.2 VM Under Voltage Warn (VMUV_WARN) Protection

DRV8317 provides user configurable thresholds (VVMUV_WARN_FALL, VVMUV_WARN_RISE) for VM under voltage

warn protection. If at any time, voltage on VM pin falls below the VVMUV_WARN_FALL threshold, action is taken as

per VMUV_WARN_MODE configuration. There are four settings for VMUV_WARN_MODE: automatic retry with

slow and fast retry time, report only and disabled. The threshold for the VM under voltage warn fault condition

to be removed is set by VVMUV_WARN_RISE. This fault can be enabled/ disabled using VMUV_WARN_EN. In

DRV8317H, this fault is enabled by default and set to report only mode (VMUV_WARN_MODE set to 10b).

8.3.11.2.1 VM Under Voltage Warn Automatic Retry (VMUV_WARN_MODE = 00b or 01b)

After a VM under voltage warn event in this mode, all the FETs are in Hi-Z and the nFAULT pin is driven low.

The FAULT, UVW bits (in DEV_STS register) and VMUV_WARN bit (in SUP_STS register) are set to 1b. Normal

operation resumes automatically (pre-driver operation and the nFAULT pin is released) once the retry time

(tRETRY) time lapses after the VM pin voltage rises above the VVMUV_WARN_RISE threshold as shown in Figure

8-24. The FAULT, UVW and VMUV_WARN bits stay set to 1b until clear fault command is issued either through

the FLT_CLR bit or an nSLEEP reset pulse (tRST).

Retry time (tRETRY) is set by,

• Slow retry time (SLOW_TRETRY) by configuring VPWR_MODE to 00b

• Fast retry time (FAST_TRETRY) by configuring VPWR_MODE to 01b

DRV8317

SLVSGT3 – DECEMBER 2022

www.ti.com

Submit Document Feedback

Product Folder Links: DRV8317

DRV8317 数据表(PDF) 30 Page - Texas Instruments

DRV8317 数据表(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载