| 数据搜索系统,热门电子元器件搜索 |
|
DRV8317 数据表(PDF) 43 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8317 数据表(HTML) 43 Page - Texas Instruments |
|
43 / 69 page ![]() 8.6.6 SYSIF_STS Register (Offset = 7h) [Reset = 0000h] SYSIF_STS is shown in Figure 8-33 and described in Table 8-16. Return to the Table 8-9. Figure 8-33. SYSIF_STS Register 15 14 13 12 11 10 9 8 PARITY RESERVED R-0h R-0-0h 7 6 5 4 3 2 1 0 RESERVED OTPLD_ERR RESERVED SPI_PARITY BUS_CNT FRM_ERR R-0-0h R-0h R-0-0h R-0h R-0h R-0h Table 8-16. SYSIF_STS Register Field Descriptions Bit Field Type Reset Description 15 PARITY R 0h Parity Bit if SPI_PEN is set to '1' otherwise reserved 14-5 RESERVED R-0 0h Reserved 4 OTPLD_ERR R 0h OTP parity error during load 0h = No OTP read error is detected 1h = OTP read error is detected 3 RESERVED R-0 0h Reserved 2 SPI_PARITY R 0h SPI parity error 0h = No SPI Parity Error is detected 1h = SPI Parity Error is detected 1 BUS_CNT R 0h SPI bus contention error 0h = No SPI Bus Contention Error is detected 1h = SPI Bus Contention Error is detected 0 FRM_ERR R 0h SPI frame error 0h = No SPI Frame Error is detected 1h = SPI Frame Error is detected www.ti.com DRV8317 SLVSGT3 – DECEMBER 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 43 Product Folder Links: DRV8317 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |