DRV8317 datasheet(14/69 Pages) TI

14 / 69 page

TJ = –40°C to +150°C, VVM = 4.5 to 20 V (unless otherwise noted). Typical limits apply for TA = 25°C, VVM = 12 V

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

RPU

Input pullup resistance

kΩ

CID

Input capacitance

OPEN-DRAIN OUTPUTS (nFAULT)

VOL

Output logic low voltage

IOD = -5 mA

0.4

IOH

Output logic high current

3V ≤ VOD ≤ 3.6 V

–1

µA

COD

Output capacitance

PUSH-PULL OUTPUTS (SDO)

VOL

Output logic low voltage

IOP = -5 mA, 3V ≤ VAVDD ≤ 3.6V

0.5

VOH

Output logic high voltage

IOP = 5 mA, 3V ≤ VAVDD ≤ 3.6V

VAVDD -

0.5

3.6

IOL

Output logic low current

VOP = 0 V

–1

µA

IOH

Output logic high current

VOP = 5 V

–2

µA

COD

Output capacitance

(1)

(tOCP + tBLANK) must not exceed 2.2 µs

DRV8317

SLVSGT3 – DECEMBER 2022

www.ti.com

Submit Document Feedback

Product Folder Links: DRV8317

DRV8317 数据表(PDF) 14 Page - Texas Instruments

DRV8317 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载