数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 255 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 255 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 251Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 252Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 253Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 254Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 255Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 256Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 257Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 258Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 259Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 255 / 292 page
background image
Programming Sheets
DSP56303 User’s Manual, Rev. 2
Freescale Semiconductor
B-11
Figure B-2. Operating Mode Register (OMR)
Central Processor
Operating Mode Register
Reset = $00030X; X = latched from levels on Mode pins
15 14 13 12 11 10
9
876
5432
10
MS
EBD
MC
MB
MA
19 18 17 16
23
22
21 20
SD
BRT TAS
CPD0
*0
*
= Reserved, Program as 0
BE
EUN
APD ABE
MD
Stack Extension Enable, Bit 20
0 = Stack extension disabled
1 = Stack extension enabled
Stack Extension Wrap Flag, Bit 19
0 = No stack extension wrap
1 = Stack extension wrap (sticky bit)
Stack Extension Overflow Flag, Bit 18
0 = No stack overflow
1 = Stack overflow
Stack Extension X Y Select, Bit 16
0 = Mapped to X memory
1 = Mapped to Y memory
Stack Extension Underflow Flag, Bit 17
0 = No stack underflow
1 = Stack underflow
0 = Enables external bus
1 = Disables external bus
External Bus Disable, Bit 4
0 = Delay is 128K clock cycles
1 = Delay is 16 clock cycles
Memory Switch Mode, Bit 7
0 = Memory switching disabled
*0
CPD1
XYS
WRP EOV
SEN
Chip Operating Mode, Bits 3–0
Refer to the operating modes
Stop Delay Mode, Bit 6
1 = Memory switching enabled
Core-DMA Priority, Bits 9–8
TA Synchronize Select, Bit 11
0 = Not synchronized
1 = Synchronized
CPD[1:0]
Description
00
Compare SR[CP] to
active DMA channel
priority
01
DMA has higher
priority than core
10
DMA has same
priority as core
11
DMA has lower
priority than core
Cache Burst Mode Enable, Bit 10
0 = Burst Mode disabled
1 = Burst Mode enabled
Address Attribute Priority Disable, Bit 14
0 = Priority mechanism enabled
1 = Priority mechanism disabled
Bus Release Timing, Bit 12
0 = Fast Bus Release mode
1 = Slow Bus Release mode
Asynchronous Bus Arbitration Enable, Bit 13
0 = Synchronization disabled
1 = Synchronization enabled
table in Chapter 4.
*0 *0
ATE
Address Trace Enable, Bit 15
0 = Address Trace mode disabled
1 = Address Trace mode enabled
Application:
Date:
Programmer:
Sheet 2 of 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com