DSP56303 datasheet(80/292 Pages) FREESCALE

80 / 292 page

DSP56303 User’s Manual, Rev. 2

4-22

Freescale Semiconductor

Core Configuration

Table 4-8. Bus Control Register (BCR) Bit Definitions

Bit

Number

Bit Name

Reset Value

Description

BRH

Bus Request Hold

Asserts the BR signal, even if no external access is needed. When BRH is set, the

BR signal is always asserted. If BRH is cleared, the BR is asserted only if an

external access is attempted or pending.

Reserved. Write to zero for future compatibility.

BBS

Bus State

This read-only bit is set when the DSP is the bus master and is cleared otherwise.

20–16

BDFW

11111

(31 wait

states)

Bus Default Area Wait State Control

Defines the number of wait states (one through 31) inserted into each external

access to an area that is not defined by any of the AAR registers. The access type

for this area is SRAM only. These bits should not be programmed as zero since

SRAM memory access requires at least one wait state.

When four through seven wait states are selected, one additional wait state is

inserted at the end of the access. When selecting eight or more wait states, two

additional wait states are inserted at the end of the access. These trailing wait

states increase the data hold time and the memory release time and do not

increase the memory access time.

15–13

BA3W

(7 wait

states)

Bus Area 3 Wait State Control

Defines the number of wait states (one through seven) inserted in each external

SRAM access to Area 3 (DRAM accesses are not affected by these bits). Area 3 is

the area defined by AAR3.

Note:

Do not program the value of these bits as zero since SRAM memory

access requires at least one wait state.

When four through seven wait states are selected, one additional wait state is

inserted at the end of the access. This trailing wait state increases the data hold

time and the memory release time and does not increase the memory access time.

12–10

BA2W

111

(7 wait

states)

Bus Area 2 Wait State Control

Defines the number of wait states (one through seven) inserted into each external

SRAM access to Area 2 (DRAM accesses are not affected by these bits). Area 2 is

the area defined by AAR2.

Note:

Do not program the value of these bits as zero, since SRAM memory

access requires at least one wait state.

When four through seven wait states are selected, one additional wait state is

inserted at the end of the access. This trailing wait state increases the data hold

time and the memory release time and does not increase the memory access time.

DSP56303 数据表(PDF) 80 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 80 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56303 数据表(PDF) 80 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 80 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载