DSP56303 datasheet(39/292 Pages) FREESCALE

39 / 292 page

Enhanced Synchronous Serial Interface 1 (ESSI1)

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

2-15

2.9 Enhanced Synchronous Serial Interface 1 (ESSI1)

Table 2-13. Enhanced Synchronous Serial Interface 1 (ESSI1)

Signal

Name

Type

State During1

Signal Description

Reset

Stop

SC10

PD0

Input or Output

Input

Disconnected

internally

Serial Control 0

Functions in either Synchronous or Asynchronous mode. For

Asynchronous mode, this signal is the receive clock I/O

(Schmitt-trigger input). For Synchronous mode, this signal is either

for Transmitter 1 output or Serial I/O Flag 0.

Port D 0

The default configuration following reset is GPIO. For PD0, signal

direction is controlled through the Port D Direction Register

(PRRD).

This signal is configured as SC10 or PD0 through the Port D

Control Register (PCRD). This input is 5 V tolerant.

SC11

PD1

Input/Output

Input or Output

Input

Disconnected

internally

Serial Control 1

Functions in either Synchronous or Asynchronous mode. For

Asynchronous mode, this signal is the receiver frame sync I/O. For

Synchronous mode, this signal is either Transmitter 2 output or

Serial I/O Flag 1.

Port D 1

The default configuration following reset is GPIO. For PD1, signal

direction is controlled through PRRD.

This signal is configured as SC11 or PD1 through PCRD. This

input is 5 V tolerant.

SC12

PD2

Input/Output

Input or Output

Input

Disconnected

internally

Serial Control Signal 2

The frame sync for both the transmitter and receiver in

Synchronous mode, and for the transmitter only in Asynchronous

mode. When configured as an output, this signal is the internally

generated frame sync signal. When configured as an input, this

signal receives an external frame sync signal for the transmitter

(and the receiver in synchronous operation).

Port D 2

The default configuration following reset is GPIO. For PD2, signal

direction is controlled through PRRD.

This signal is configured as SC12 or PD2 through PCRD. This

input is 5 V tolerant.

DSP56303 数据表(PDF) 39 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56303 数据表(PDF) 39 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载