DSP56303 datasheet(40/292 Pages) FREESCALE

40 / 292 page

DSP56303 User’s Manual, Rev. 2

2-16

Freescale Semiconductor

Signals/Connections

2.10 Serial Communication Interface (SCI)

The Serial Communication interface (SCI) provides a full duplex port for serial communication

with other DSPs, microprocessors, or peripherals such as modems.

SCK1

PD3

Input/Output

Input or Output

Input

Disconnected

internally

Serial Clock

Provides the serial bit rate clock for the ESSI interface for both the

transmitter and receiver in Synchronous modes, or the transmitter

only in Asynchronous modes.

Although an external serial clock can be independent of and

asynchronous to the DSP system clock, it must exceed the

minimum clock cycle time of 6 T (that is, the system clock

frequency must be at least three times the external ESSI clock

frequency). The ESSI needs at least three DSP phases inside each

half of the serial clock.

Port D 3

The default configuration following reset is GPIO. For PD3, signal

direction is controlled through PRRD.

This signal is configured as SCK1 or PD3 through PCRD. This

input is 5 V tolerant.

SRD1

PD4

Input

Input or Output

Input

Disconnected

internally

Serial Receive Data

Receives serial data and transfers the data to the ESSI receive

shift register. SRD0 is an input when data is being received.

Port D 4

The default configuration following reset is GPIO. For PD4, signal

direction is controlled through PRRD. This signal is configured as

SRD1 or PD4 through PCRD. This input is 5 V tolerant.

STD1

PD5

Output

Input or Output

Input

Disconnected

internally

Serial Transmit Data

Transmits data from the serial transmit shift register. STD1 is an

output when data is being transmitted.

Port C 5

The default configuration following reset is GPIO. For PD5, signal

direction is controlled through PRRD. This signal is configured as

STD1 or PD5 through PCRD. This input is 5 V tolerant.

Notes: 1.

The Wait processing state does not affect the signal state.

Table 2-13. Enhanced Synchronous Serial Interface 1 (ESSI1) (Continued)

Signal

Name

Type

State During1

Signal Description

Reset

Stop

DSP56303 数据表(PDF) 40 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 40 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56303 数据表(PDF) 40 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 40 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载