DSP56303 datasheet(91/292 Pages) FREESCALE

91 / 292 page

Device Identification Register (IDR)

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

4-33

4.8 Device Identification Register (IDR)

The IDR is a read-only factory-programmed register that identifies DSP56300 family members.

It specifies the derivative number and revision number of the device. This information is used in

testing or by software. Figure 4-10 shows the contents of the IDR. Revision numbers are

assigned as follows: $0 is revision 0, $1 is revision A, and so on.

Figure 4-10. Identification Register Configuration (Revision E)

9–4

DAM

DMA Address Mode

Defines the address generation mode for the DMA transfer. These bits are encoded in two

different ways according to the D3D bit.

3–2

DDS[1–0]

DMA Destination Space

Specify the memory space referenced as a destination by the DMA.

Note:

In Cache mode, a DMA to Program memory space has some limitations (as

described in Chapter 3, Memory Configuration.

DDS1

DDS0

DMA Destination Memory Space

X Memory Space

Y Memory Space

P Memory Space

Reserved

1–0

DSS

DMA Source Space

Specify the memory space referenced as a source by the DMA.

Note:

In Cache mode, a DMA to Program memory space has some limitations (as

described in Chapter 3, Memory Configuration.

DSS1

DSS0

DMA Source Memory Space

X Memory Space

Y Memory Space

P Memory Space

Reserved

Revision Number

Derivative Number

$00

$303

Table 4-11. DMA Control Register (DCR) Bit Definitions (Continued)

Bit

Number

Bit Name

Reset

Value

Description

DSP56303 数据表(PDF) 91 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载