DSP56303 datasheet(88/292 Pages) FREESCALE

88 / 292 page

DSP56303 User’s Manual, Rev. 2

4-30

Freescale Semiconductor

Core Configuration

18–17

DPR

DMA Channel Priority

Define the DMA channel priority relative to the other DMA channels and to the core priority

if an external bus access is required. For pending DMA transfers, the DMA controller

compares channel priority levels to determine which channel can activate the next word

transfer. This decision is required because all channels use common resources, such as

the DMA address generation logic, buses, and so forth.

DPR

Channel Priority

Priority level 0 (lowest)

Priority level 1

Priority level 2

Priority level 3 (highest)

• If all or some channels have the same priority, then channels are activated in a

round-robin fashion—that is, channel 0 is activated to transfer one word, followed by

channel 1, then channel 2, and so on.

• If channels have different priorities, the highest priority channel executes DMA transfers

and continues for its pending DMA transfers.

• If a lower-priority channel is executing DMA transfers when a higher priority channel

receives a transfer request, the lower-priority channel finishes the current word transfer

and arbitration starts again.

• If some channels with the same priority are active in a round-robin fashion and a new

higher-priority channel receives a transfer request, the higher-priority channel is granted

transfer access after the current word transfer is complete. After the higher-priority

channel transfers are complete, the round-robin transfers continue. The order of transfers

in the round-robin mode may change, but the algorithm remains the same.

• The DPR bits also determine the DMA priority relative to the core priority for external bus

access. Arbitration uses the current active DMA priority, the core priority defined by the

SR bits CP[1–0], and the core-DMA priority defined by the OMR bits CDP[1–0]. Priority of

core accesses to external memory is as follows:

Table 4-11. DMA Control Register (DCR) Bit Definitions (Continued)

Bit

Number

Bit Name

Reset

Value

Description

DSP56303 数据表(PDF) 88 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 88 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载