DSP56303 datasheet(82/292 Pages) FREESCALE

82 / 292 page

DSP56303 User’s Manual, Rev. 2

4-24

Freescale Semiconductor

Core Configuration

Figure 4-7. DRAM Control Register (DCR)

Table 4-9. DRAM Control Register (DCR) Bit Definitions

Bit

Number

Bit Name

Reset

Value

Description

BRP

Bus Refresh Prescaler

Controls a prescaler in series with the refresh clock divider. If BPR is set, a divide-by-64

prescaler is connected in series with the refresh clock divider. If BPR is cleared, the

prescaler is bypassed. The refresh request rate (in clock cycles) is the value written to

BRF[7–0] bits + 1, multiplied by 64 (if BRP is set) or by one (if BRP is cleared). When

programming the periodic refresh rate, you must consider the RAS time-out period.

Hardware support for the RAS time-out restriction does not exist

Note:

Refresh requests are not accumulated and, therefore, in a fast refresh request

rate not all the refresh requests are served (for example, the combination

BRF[7–0] = $00 and BRP = 0 generates a refresh request every clock cycle, but

a refresh access takes at least five clock cycles).

22–15

BRF[7–0]

Bus Refresh Rate

Controls the refresh request rate. The BRF[7–0] bits specify a divide rate of 1–256

(BRF[7–0] = $00–$FF). A refresh request is generated each time the refresh counter

reaches zero if the refresh counter is enabled (BRE = 1).

BSTR

Bus Software Triggered Reset

Generates a software-triggered refresh request. When BSTR is set, a refresh request is

generated and a refresh access is executed to all DRAM banks (the exact timing of the

refresh access depends on the pending external accesses and the status of the BME bit).

After the refresh access (CAS before RAS) is executed, the DRAM controller hardware

clears the BSTR bit. The refresh cycle length depends on the BRW[1–0] bits (a refresh

access is as long as the out-of-page access).

BREN

Bus Refresh Enable

Enables/disables the internal refresh counter. When BREN is set, the refresh counter is

enabled and a refresh request (CAS before RAS) is generated each time the refresh

counter reaches zero. A refresh cycle occurs for all DRAM banks together (that is, all pins

that are defined as RAS are asserted together). When this bit is cleared, the refresh

counter is disabled and a refresh request may be software triggered by using the BSTR

bit. In a system in which DSPs share the same DRAM, the DRAM controller of more than

one DSP may be active, but it is recommended that only one DSP have its BREN bit set

and that bus mastership is requested for a refresh access. If BREN is set and a WAIT

instruction is executed, periodic refresh is still generated each time the refresh counter

reaches zero. If BREN is set and a STOP instruction is executed, periodic refresh is not

generated and the refresh counter is disabled. The contents of the DRAM are lost.

BRP

BRF7

BRF6

BRF5

BRF4

BRF3

BRF2

BRF1

BRF0

BSTR

BREN

BME

76543

210

BPLE

BPS1

BPS0

BRW1

BRW0

BCW1

BCW0

Reserved bit. Read as zero; write to zero for future compatibility

DSP56303 数据表(PDF) 82 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 82 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载