DSP56303 datasheet(37/292 Pages) FREESCALE

37 / 292 page

Enhanced Synchronous Serial Interface 0 (ESSI0)

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

2-13

2.8 Enhanced Synchronous Serial Interface 0 (ESSI0)

Two synchronous serial interfaces (ESSI0 and ESSI1) provide a full-duplex serial port for serial

communication with a variety of serial devices, including one or more industry-standard

CODECs, other DSPs, microprocessors, and peripherals that implement the Freescale serial

peripheral interface (SPI).

Table 2-12. Enhanced Synchronous Serial Interface 0 (ESSI0)

Signal

Name

Type

State During

Reset1, 2

Signal Description

SC00

PC0

Input or Output

Ignored input

Serial Control 0

Functions in either Synchronous or Asynchronous mode. For Asynchronous

mode, this signal is the receive clock I/O (Schmitt-trigger input). For

Synchronous mode, this signal is either for Transmitter 1 output or Serial I/O

Flag 0.

Port C 0

The default configuration following reset is GPIO. For PC0, signal direction is

controlled through the Port C Direction Register (PRRC).

This signal is configured as SC00 or PC0 through the Port C Control Register

(PCRC). This input is 5 V tolerant.

SC01

PC1

Input/Output

Input or Output

Ignored input

Serial Control 1

Functions in either Synchronous or Asynchronous mode. For Asynchronous

mode, this signal is the receiver frame sync I/O. For Synchronous mode, this

signal is either Transmitter 2 output or Serial I/O Flag 1.

Port C 1

The default configuration following reset is GPIO. For PC1, signal direction is

controlled through PRRC.

This signal is configured as SC01 or PC1 through PCRC. This input is 5 V

tolerant.

SC02

PC2

Input/Output

Input or Output

Ignored input

Serial Control Signal 2

The frame sync for both the transmitter and receiver in Synchronous mode,

and for the transmitter only in Asynchronous mode. When configured as an

output, this signal is the internally generated frame sync signal. When

configured as an input, this signal receives an external frame sync signal for

the transmitter (and the receiver in synchronous operation).

Port C 2

The default configuration following reset is GPIO. For PC2, signal direction is

controlled through PRRC. This signal is configured as SC02 or PC2 through

PCRC. This input is 5 V tolerant.

DSP56303 数据表(PDF) 37 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56303 数据表(PDF) 37 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载