DSP56303 datasheet(89/292 Pages) FREESCALE

89 / 292 page

DMA Control Registers 5–0 (DCR[5–0])

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

4-31

18–17

cont.

DPR

OMR - CDP[1–0]

CP[1–0]

Core Priority

0 (lowest)

3 (highest)

DMA accesses have higher priority than

core accesses

DMA accesses have the same priority as

core accesses

DMA accesses have lower priority than core

accesses

• If DMA priority > core priority (for example, if CDP = 01, or CDP = 00 and

DPR > CP), the DMA performs the external bus access first and the core waits for the

DMA channel to complete the current transfer.

• If DMA priority = core priority (for example, if CDP = 10, or CDP = 00 and

DPR = CP), the core performs all its external accesses first and then the DMA channel

performs its access.

• If DMA priority < core priority (for example, if CDP=11, or CDP = 00 and

DPR < CP), the core performs its external accesses and the DMA waits for a free slot in

which the core does not require the external bus.

• In Dynamic Priority mode (CDP = 00), the DMA channel can be halted before executing

both the source and destination accesses if the core has higher priority. If another

higher-priority DMA channel requests access, the halted channel finishes its previous

access with a new higher priority before the new requesting DMA channel is serviced.

DCON

DMA Continuous Mode Enable

Enables/disables DMA Continuous mode. When DCON is set, the channel enters the

Continuous Transfer mode and cannot be interrupted during a transfer by any other DMA

channel of equal priority. DMA transfers in the continuous mode of operation can be

interrupted if a DMA channel of higher priority is enabled after the continuous mode transfer

starts. If the priority of the DMA transfer in continuous mode (that is, DCON = 1) is higher

than the core priority (CDP = 01, or CDP = 00 and DPR > CP), and if the DMA requires an

external access, the DMA gets the external bus and the core is not able to use the external

bus in the next cycle after the DMA access even if the DMA does not need the bus in this

cycle. However, if a refresh cycle from the DRAM controller is requested, the refresh cycle

interrupts the DMA transfer. When DCON is cleared, the priority algorithm operates as for

the DPR bits.

Table 4-11. DMA Control Register (DCR) Bit Definitions (Continued)

Bit

Number

Bit Name

Reset

Value

Description

DSP56303 数据表(PDF) 89 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 89 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载