DSP56303 datasheet(41/292 Pages) FREESCALE

41 / 292 page

Timers

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

2-17

2.11 Timers

The DSP56303 has three identical and independent timers. Each can use internal or external

clocking, interrupt the DSP56303 after a specified number of events (clocks), or signal an

external device after counting a specific number of internal events.

Table 2-14. Serial Communication Interface (SCI)

Signal

Name

Type

State During1

Signal Description

Reset

Stop

RXD

PE0

Input

Input or

Output

Input

Disconnected

internally

Serial Receive Data

Receives byte-oriented serial data and transfers it to the SCI

receive shift register.

Port E 0

The default configuration following reset is GPIO. When configured

as PE0, signal direction is controlled through the Port E Directions

the Port E Control Register (PCRE). This input is 5 V tolerant.

TXD

PE1

Output

Input or

Output

Input

Disconnected

internally

Serial Transmit Data

Transmits data from SCI transmit data register.

Port E 1

The default configuration following reset is GPIO. When configured

as PE1, signal direction is controlled through the SCI PRRE. This

signal is configured as TXD or PE1 through PCRE. This input is 5 V

tolerant.

SCLK

PE2

Input/Output

Input or

Output

Input

Disconnected

internally

Serial Clock

Provides the input or output clock used by the transmitter and/or

the receiver.

Port E 2

The default configuration following reset is GPIO. For PE2, signal

direction is controlled through the SCI PRRE. This signal is

configured as SCLK or PE2 through PCRE. This input is 5 V

tolerant.

Notes: 1.

The Wait processing state does not affect the signal state.

Table 2-15. Triple Timer Signals

Signal

Name

Type

State During1

Reset

Stop

Signal Description

TIO0

Input or

Output

Input

Disconnected

internally

Timer 0 Schmitt-Trigger Input/Output

As an external event counter or in Measurement mode, TIO0 is

input. In Watchdog, Timer, or Pulse Modulation mode, TIO0 is

output. The default mode after reset is GPIO input. This can be

changed to output or configured as a Timer Input/Output through

the Timer 0 Control/Status Register (TCSR0). This input is 5 V

tolerant.

DSP56303 数据表(PDF) 41 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 41 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56303 数据表(PDF) 41 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 41 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载