数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 79 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 75Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 76Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 77Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 78Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 79Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 80Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 81Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 82Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 292 page
background image
Bus Interface Unit (BIU) Registers
DSP56303 User’s Manual, Rev. 2
Freescale Semiconductor
4-21
4.6 Bus Interface Unit (BIU) Registers
The three Bus Interface Unit (BIU) registers configure the external memory expansion port (Port
A). They include the following:
„ Bus Control Register (BCR)
„ DRAM Control Register (DCR)
„ Address Attribute Registers (AAR[3–0])
To use Port A correctly, configure these registers as part of the bootstrap process. The following
subsections describe these registers.
4.6.1 Bus Control Register (BCR)
The Bus Control Register (BCR), depicted in Figure 4-6, is a read/write register that controls the
external bus activity and Bus Interface Unit (BIU) operation. All BCR bits except bit 21, BBS,
are read/write bits. The BCR bits are defined in Table 4-8.
Figure 4-6. Bus Control Register (BCR)
15
XTLR
0
Crystal Range
Controls the internal crystal oscillator transconductance. The XTLR bit is
cleared (0) during hardware reset.
14–12
DF[2–0]
0
Division Factor
Define the DF of the low-power divider. These bits specify the DF as a power
of two in the range from 20 to 27.
11–0
MF[11–0]
0
PLL Multiplication Factor
Define the multiplication factor that is applied to the PLL input frequency. The
MF bits are cleared during hardware reset and thus correspond to an MF of
one.
23
22
21
20
19
18
17
16
15
14
13
12
BRH
BBS
BDFW4
BDFW3
BDFW2
BDFW1
BDFW0
BA3W2
BA3W1
BA3W0
BA2W2
11
10
9
876543
210
BA2W1
BA2W0
BA1W4
BA1W3
BA1W2
BA1W1
BA1W0
BA0W4
BA0W3
BA0W2
BA0W1
BA0W0
Reserved bit. Read as zero; write to zero for future compatibility
Table 4-7. PLL Control Register (PCTL) Bit Definitions (Continued)
Bit Number
Bit Name
Reset Value
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com