数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 97 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 97 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 93Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 94Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 95Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 96Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 97Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 98Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 99Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 100Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 101Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 292 page
background image
Data Transfer Methods
DSP56303 User’s Manual, Rev. 2
Freescale Semiconductor
5-5
Example 5-3 shows a DMA configuration for transferring data to the Host Transmit register of
the HI08.
Example 5-3. DMA Transfers
bclr#M_D1L0,x:M_IPRC
; disable DMA1 interrupts
bclr#M_D1L1,x:M_IPRC
movep#TBUFF_START,x:M_DSR1 ; DMA1 source is transmit buffer
movep#M_HTX,x:M_DDR1
; DMA1 destination is HTX
movep#TBUFF_SIZE-1,x:M_DCO1; DMA1 count is the full buffer
movep#INIT_DCR1,x:M_DCR1
; init. DMA1 control register
DMA requires more initialization code and consideration of DMA modes. However, it is the
most efficient use of core resources. Once these registers are programmed, you must enable the
DMA by triggering a DMA request off one of the peripheral control flags or enabling it in normal
program flow or an interrupt service routine.
5.4.4 Advantages and Disadvantages
Polling is the easiest method to implement, but it requires a large amount of DSP56303 core
processing power. The core cannot be involved in other processing activities while it is polling
receive and transmit ready bits. Interrupts require more code, but the core can process other
routines while waiting for data I/O. An interrupt is generated when data is ready to be transferred
to or from the peripheral device. DMA requires even less core intervention, and the setup code is
minimal, but the DMA channels must be available.
Note:
Do not use interrupt requests and DMA requests simultaneously.
Table 5-1. DMA-Accessible Registers
Block
Register
DMA
Read
Write
ESSI
TX0
No
Yes
TX1
No
Yes
TX2
No
Yes
RX
Yes
No
SCI
SRX
Yes
No
STX
No
Yes
EFCOP
FDIR
No
Yes
FDOR
Yes
No
HI08
HTX
No
Yes
HRX
Yes
No
Timer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com